

PIC18-Q20 Family Product Brief

Introduction

The PIC18-Q20 microcontroller family is one of the smallest PIC18 product families available in 14/20-pin devices for sensor-interfacing, real-time control and communication applications.

The family showcases a Multi-Voltage I/O (MVIO) interface with multiple pins powered by V_{DD2} and V_{DD3} that allows for these pins to operate at a different voltage domain than the rest of the microcontroller. This family features the I²C Client module with a higher communication rate and a 10-bit 300 kbps ADC with Computation for responsive sensor designs. The family also features the 8-bit Virtual Port module to interconnect digital peripherals without using external pins.

Additional features include vectored interrupt controller with fixed latency for handling interrupts, system bus arbiter, Direct Memory Access (DMA) capabilities, UART with support for asynchronous, DMX, DALI and LIN protocols, SPI, I²C, and a programmable 32-bit CRC with memory scan. This family also includes memory features such as Memory Access Partition (MAP) and Enhanced Code Protect to support users in data protection and bootloader applications. The Device Information Area (DIA) stores factory calibration values to help improve temperature sensor accuracy.

PIC18-Q20 Family Types

Table 1. Memory Overview

| Devices | PIC18F04Q20 PIC18F14Q20 | PIC18F05Q20 PIC18F15Q20 | PIC18F06Q20 PIC18F16Q20 |
|-------------------------------|----------------------------|----------------------------|----------------------------|
| Program Flash Memory | 16 KB | 32 KB | 64 KB |
| Data SRAM | 1 KB | 2 KB | 4 KB |
| Data EEPROM | 256B | 256B | 256B |
| Memory Access Partition (MAP) | Yes | Yes | Yes |
| Device Information Area (DIA) | Yes | Yes | Yes |
| Enhanced Code Protection | Yes | Yes | Yes |

Table 2. Peripheral Overview

| Feature | PIC18F04Q20 PIC18F05Q20 PIC18F06Q20 | PIC18F14Q20 PIC18F15Q20 PIC18F16Q20 |
|-------------------------------|---|---|
| Pins | 14 | 20 |
| I/O Pins | 11 | 16 |
| Peripheral Pin Select (PPS) | Yes | Yes |
| Multi-Voltage I/O (MVIO) Pins | 2 (on V_{DD2}) | 4 (2 on V_{DD2} and V_{DD3} each) |

|continued | | |
|--|---|---|
| Feature | PIC18F04Q20 PIC18F05Q20 PIC18F06Q20 | PIC18F14Q20 PIC18F15Q20 PIC18F16Q20 |
| Virtual Port (8-Pin) | 1 | 1 |
| 8-Bit Timer with HLT (TMR2) | 2 | 2 |
| 16-Bit Timers (TMR0/1) | 2 | 2 |
| 16-Bit Universal Timer (UTMR) | 2 | 2 |
| 16-Bit Dual PWM | 2 | 2 |
| Capture/Compare/PWM (CCP) | 2 | 2 |
| Complimentary Waveform Generator (CWG) | 1 | 1 |
| Configurable Logic Cell (CLC) | 4 | 4 |
| 10-Bit Analog-to-Digital Converter with Computation (ADCC) External Channels | 8 | 11 |
| High-Low Voltage Detect (HLVD) | 1 | 1 |
| Serial Peripheral Interface (SPI) | 1 | 1 |
| Inter-Integrated Circuit (I ² C) | 1 | 1 |
| Improved Inter-Integrated Circuit (I ³ C) | 1 | 2 |
| Universal Asynchronous Receiver Transmitter (UART) | 1 | 1 |
| UART with Protocol Support | 1 | 1 |
| Direct Memory Access (DMA) | 4 | 4 |
| Windowed Watchdog Timer (WWDT) | Yes | Yes |
| 32-Bit CRC with Scanner | Yes | Yes |
| Vectored Interrupts | Yes | Yes |
| Interrupt-on-Change (IOC) | Yes | Yes |
| Peripheral Module Disable (PMD) | Yes | Yes |
| Temperature Indicator | Yes | Yes |

Features

- C Compiler Optimized RISC Architecture
- Operating Speed:
 - DC – 64 MHz clock input
 - 62.5 ns minimum instruction cycle
- Four Direct Memory Access (DMA) Controllers:
 - Data transfers to SFR/GPR spaces from either Program Flash Memory, Data EEPROM or SFR/GPR spaces
 - User-programmable source and destination sizes
 - Hardware and software-triggered data transfers
- Vectored Interrupt Capability:
 - Selectable high/low priority
 - Fixed interrupt latency of three instruction cycles
 - Programmable vector table base address
 - Backwards compatible with previous interrupt capabilities
- 128-Level Deep Hardware Stack
- Low-Current Power-on Reset (POR)
- Configurable Power-up Timer (PWRT)
- Brown-out Reset (BOR)
- Low-Power BOR (LPBOR) Option
- Windowed Watchdog Timer (WWDT):
 - Watchdog Reset on too long or too short interval between watchdog clear events
 - Variable prescaler selection
 - Variable window size selection

Memory

- Up to 64 KB of Program Flash Memory
- Up to 4 KB of Data SRAM Memory
- 256 Bytes Data EEPROM
- Memory Access Partition: The Program Flash Memory Can Be Partitioned into:
 - Application Block
 - Boot Block
 - Storage Area Flash (SAF) Block
- Programmable Code Protection and Write Protection
- Enhanced Code Protection
 - Permanent ICSP Disable through Configuration bit
- Device Information Area (DIA) Stores:
 - Temperature indicator factory calibrated data
 - Fixed Voltage Reference measurement data
 - Microchip Unique Identifier
- Device Characteristics Information (DCI) Area Stores:
 - Program/erase row sizes
 - Pin count details
 - EEPROM size
- Direct, Indirect and Relative Addressing Modes

Operating Characteristics

- Operating Voltage Range (V_{DD}):
 - 1.8V to 5.5V
- Multi-Voltage I/O (MVIO) Range (V_{DD2} and V_{DD3}):
 - 1.62V to 5.5V
 - MVIO-powered pins support I3C communication down to 1.0V
- Temperature Range:
 - Industrial: -40°C to 85°C
 - Extended: -40°C to 125°C

Power-Saving Functionality

- Doze: CPU and Peripherals Running at Different Cycle Rates (CPU Is Typically Slower)
- Idle: CPU Halted While Peripherals Operate
- Sleep: Lowest Power Consumption
- Peripheral Module Disable (PMD):
 - Ability to selectively disable hardware module to minimize active power consumption of unused peripherals
- Low Power Mode Features:
 - Sleep: < 1 μ A typical @ 3V
 - Operating Current:
 - 48 μ A @ 32 kHz, 3V, typical

Digital Peripherals

- Two 16-Bit Pulse-Width Modulators (PWM):
 - Dual outputs for each PWM module
 - Integrated 16-bit timer/counter
 - Double-buffered user registers for duty cycles
 - Right/Left/Center/Variable Aligned modes of operation
 - Multiple clock and Reset signal selections
- Two 16-Bit Timers (TMR0/1)
- Two 8-Bit Timers (TMR2/4) with Hardware Limit Timer (HLT)
- Two 16-Bit Universal Timers (TU16A/16B):
 - New Timer module that combines most of the operations of all legacy timers (TMR0/1/2, SMT, CCP) into one single timer
 - Two 16-bit timers can be chained together to create a combined 32-bit timer
- Four Configurable Logic Cells (CLC):
 - Integrated combinational and sequential logic
- One Complimentary Waveform Generator (CWG):
 - Rising and falling edge dead-band control
 - Full-bridge, half-bridge, 1-channel drive
 - Multiple signal sources
 - Programmable dead band
 - Fault-shutdown input
- Two Capture/Compare/PWM (CCP) Modules:
 - 16-bit resolution for Capture/Compare modes
 - 10-bit resolution for PWM mode
- Programmable CRC with Memory Scan:

- Reliable data/program memory monitoring for Fail-Safe operation (e.g., Class B)
 - Calculate 32-bit CRC over any portion of Program Flash Memory
- Two UART Modules:
 - One module (UART1) supports LIN host and client, DMX mode, DALI gear and device protocols
 - Asynchronous UART, RS-232, RS-485 compatible
 - Automatic and user timed BREAK period generation
 - Automatic checksums
 - Programmable Stop bits (1, 1.5 and 2 Stop bits)
 - Wake-up on BREAK reception
 - DMA compatible
- One SPI Module:
 - Configurable length bytes
 - Arbitrary length data packets
 - Transmit-without-receive and receive-without-transmit options
 - Transfer byte counter
 - Separate transmit and receive buffers with 2-byte FIFO and DMA capabilities
- One I²C Module, SMBus, PMBus™ Compatible:
 - Supports Standard mode (100 kHz), Fast mode (400 kHz) and Fast mode Plus (1 MHz) modes of operation
 - 7-bit and 10-bit Addressing modes with Address Masking modes
 - Dedicated address, transmit and receive buffers and DMA capabilities
 - Bus collision detection with arbitration
 - Bus time-out detection and handling
 - I²C, SMBus 2.0 and SMBus 3.0, and 1.8V input level selections
 - Separate transmit and receive buffers with 2-byte FIFO and DMA capabilities
 - Multi-Host mode, including self-addressing
 - Built-in Error Detection and Recovery
- Two I3C Modules:
 - Supports I3C client device mode only
 - Adheres to MIPI I3C Basic Specification 1.0
 - Supports Dynamic Address Assignment, Common Command Codes (CCC), Direct and Broadcast addressing
 - Transfer speeds up to 12.5 Mbps in SDR mode
 - Recognizes HDR Exit pattern
 - Support for In-Band Interrupt (IBI) and Hot-Join
 - Supports 7-bit configurable client address
 - Supports Client Reset Action (RSTACT) CCC from MIPI I3C Specification 1.1
 - I²C backward-compatible with static addressing for I²C transfers
 - Built-in Error Detection and Recovery
- Device I/O Port Features:
 - 11 I/O pins including two Multi-Voltage I/O (MVIO) pins powered by V_{DD2} (PIC18F04/05/06Q20)
 - 16 I/O pins including two Multi-Voltage I/O (MVIO) pins powered by V_{DD2} and two MVIO pins powered by V_{DD3} (PIC18F14/15/16Q20)
 - MVIO pins support a voltage range of 1.62V through 5.5V
 - Support for 1.0-3.6V I3C communication at up to 12.5 MHz on MVIO pins
 - Individually programmable I/O direction, open-drain, slew rate and weak pull-up control
 - Interrupt-on-change on most pins
 - Three programmable external interrupt pins
- Peripheral Pin Select (PPS):
 - Enables pin mapping of digital I/O (except I3C signals)

Analog Peripherals

- 10-Bit Analog-to-Digital Converter with Computation (ADCC):
 - Up to 11 external channels and 5 internal channels
 - Supports grouping of external channels
 - Up to 300 ksps
 - Automated math functions on input signals:
 - Averaging, filter calculations, oversampling and threshold comparison
 - Operates in Sleep
 - Five internal analog channels
 - Hardware Capacitive Voltage Divider (CVD) Support:
 - Adjustable Sample-and-Hold capacitor array
 - Guard ring digital output drive
 - Automates touch sampling and reduces software size and CPU usage when touch or proximity sensing is required
- Voltage Reference:
 - Fixed Voltage Reference with 1.024V, 2.048V and 4.096V output levels
 - Internal connections to ADC

Clocking Structure

- High-Precision Internal Oscillator Block (HFINTOSC):
 - Selectable frequencies up to 64 MHz
 - $\pm 1\%$ at calibration
 - Active Clock Tuning of HFINTOSC for better accuracy
- 32 kHz Low-Power Internal Oscillator (LFINTOSC)
- External 32 kHz Crystal Oscillator (SOSC)
- External High-Frequency Oscillator Block:
 - Configurable HS Crystal mode up to 32 MHz
 - Digital Clock Input mode
 - 4x PLL with external sources
- Fail-Safe Clock Monitor:
 - Allows for operational recovery if external clock stops
- Oscillator Start-up Timer (OST):
 - Ensures stability of crystal oscillator sources

Programming/Debug Features

- In-Circuit Serial Programming™ (ICSP™) via Two Pins
- In-Circuit Debug (ICD) with Three Breakpoints via Two Pins
- Debug Integrated On-Chip

Table of Contents

| | |
|--|----|
| Introduction..... | 1 |
| PIC18-Q20 Family Types..... | 1 |
| Features..... | 3 |
| Memory..... | 3 |
| Operating Characteristics..... | 4 |
| Power-Saving Functionality..... | 4 |
| Digital Peripherals..... | 4 |
| Analog Peripherals..... | 6 |
| Clocking Structure..... | 6 |
| Programming/Debug Features..... | 6 |
| 1. Packages..... | 8 |
| 2. Pin Diagrams..... | 9 |
| 3. Pin Allocation Tables..... | 12 |
| The Microchip Website..... | 15 |
| Product Change Notification Service..... | 15 |
| Customer Support..... | 15 |
| Microchip Devices Code Protection Feature..... | 15 |
| Legal Notice..... | 16 |
| Trademarks..... | 16 |
| Quality Management System..... | 17 |
| Worldwide Sales and Service..... | 18 |

1. Packages

Table 1-1. Packages


| Device | 14-Pin SOIC | 14-Pin TSSOP | 20-Pin PDIP | 20-Pin SOIC | 20-Pin SSOP | 20-Pin VQFN |
|-------------|----------------|-----------------|----------------|----------------|----------------|----------------|
| PIC18F04Q20 | • | • | | | | |
| PIC18F05Q20 | • | • | | | | |
| PIC18F06Q20 | • | • | | | | |
| PIC18F14Q20 | | | • | • | • | • |
| PIC18F15Q20 | | | • | • | • | • |
| PIC18F16Q20 | | | • | • | • | • |

2. Pin Diagrams





Figure 2-1.

14-Pin SOIC

14-Pin TSSOP



Power

-  Power Supply
-  Ground
-  Pin on V_{DD} Power Domain
-  Pin on V_{DD2} Power Domain

Functionality






-  Programming/Debug
-  Clock/Crystal
-  I²C/SMBus-compatible
-  I3C-compatible

Figure 2-2.

20-Pin PDIP

20-Pin SOIC

20-Pin SSOP



Power

Power Supply

Ground

Pin on V_{DD} Power Domain

Pin on V_{DD2} Power Domain

Pin on V_{DD3} Power Domain

Functionality


Programming/Debug

Clock/Crystal






I²C/SMBus-compatible

I³C-compatible





Figure 2-3.
20-Pin VQFN



Power

-  Power Supply
-  Ground
-  Pin on V_{DD} Power Domain
-  Pin on V_{DD2} Power Domain
-  Pin on V_{DD3} Power Domain

Functionality

-  Programming/Debug
-  Clock/Crystal
-  I²C/SMBus-compatible
-  I3C-compatible

Note: It is recommended that the exposed bottom pad be connected to V_{SS}; however, it must not be the only V_{SS} connection to the device.

3. Pin Allocation Tables

Table 3-1. 14-Pin Allocation Table

| I/O | 14-Pin SOIC/ TSSOP | A/D | Reference | Timers | 16-Bit PWM/CCP | CWG | CLC | SPI | I ² C | I3C | UART | IOC | Interrupts | Basic |
|--------------------|--------------------------|------------------------------|-------------|---|--|----------------------------------|--|---------------------|-----------------------|-------------------------|--|-------|---------------------|-------------------------|
| RA0 | 13 | ANA0 | — | — | — | — | — | — | — | — | — | IOCA0 | — | ICDDAT ICSPDAT |
| RA1 | 12 | ANA1 | VREF+ (ADC) | TUIN0 ⁽¹⁾ | — | — | — | — | — | — | — | IOCA1 | — | ICDCLK ICSPCLK |
| RA2 | 11 | ANA2 | VREF- (ADC) | T0CK1 ⁽¹⁾ | — | CWG1IN ⁽¹⁾ | — | — | — | — | — | IOCA2 | INT0 ⁽¹⁾ | — |
| RA3 | 4 | — | — | — | — | — | — | — | — | — | — | IOCA3 | — | MCLR V _{PP} |
| RA4 | 3 | ANA4 | — | T1G ⁽¹⁾ | — | — | — | — | — | — | — | IOCA4 | INT1 ⁽¹⁾ | CLKOUT SOSCO OSC2 |
| RA5 | 2 | ANA5 | — | T1CK1 ⁽¹⁾ T2IN ⁽¹⁾ | PWM1ERS ⁽¹⁾ | — | CLCIN3 ⁽¹⁾ | — | — | — | — | IOCA5 | INT2 ⁽¹⁾ | CLKIN SOSCI OSC1 |
| RC0 ⁽⁷⁾ | 10 | — | — | TUIN1 ⁽¹⁾ | — | — | — | SCK1 ⁽¹⁾ | SCL1 ^(3,4) | I3C1_SCL ⁽⁵⁾ | CTS2 ⁽¹⁾ | IOCC0 | — | — |
| RC1 ⁽⁷⁾ | 9 | — | — | T4IN ⁽¹⁾ | PWM2ERS ⁽¹⁾ | — | CLCIN2 ⁽¹⁾ | SDI1 ⁽¹⁾ | SDA1 ^(3,4) | I3C1_SDA ⁽⁵⁾ | RX2 ⁽¹⁾ | IOCC1 | — | — |
| RC3 | 7 | ANC3 ADACT ⁽¹⁾ | — | — | CCP2IN ⁽¹⁾ PWMIN1 ⁽¹⁾ | — | CLCIN0 ⁽¹⁾ | SS1 ⁽¹⁾ | — | — | — | IOCC3 | — | — |
| RC4 | 6 | ANC4 | — | — | — | — | CLCIN1 ⁽¹⁾ | — | — | — | CTS1 ⁽¹⁾ | IOCC4 | — | — |
| RC5 | 5 | ANC5 | — | — | CCP1IN ⁽¹⁾ PWMIN0 ⁽¹⁾ | — | — | — | — | — | RX1 ⁽¹⁾ | IOCC5 | — | — |
| VDD | 1 | — | — | — | — | — | — | — | — | — | — | — | — | VDD |
| VDD2 | 8 | — | — | — | — | — | — | — | — | — | — | — | — | VDD2 |
| VSS | 14 | — | — | — | — | — | — | — | — | — | — | — | — | VSS |
| OUT ⁽²⁾ | — | ADCGRDA ADCGRDB | — | TMR0 TU16A TU16B | PWM11 PWM12 PWM21 PWM22 CCP1 CCP2 | CWG1A CWG1B CWG1C CWG1D | CLC1OUT CLC2OUT CLC3OUT CLC4OUT | SS1 SCK1 SDO1 | SDA1 SCL1 | — | DTR1 RTS1 TX1 DTR2 RTS2 TX2 | — | — | — |

Notes:

1. This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
2. All digital output signals shown in these rows are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options.
3. This is a bidirectional signal. For normal module operation, the firmware will map this signal to the same pin in both the PPS input and PPS output registers.
4. These pins are configured for I²C logic levels; the SCLx/SDAx signals may be assigned to any of these pins. PPS assignments to the other pins (e.g., RB1) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.
5. These pins are configured for I3C logic levels and are not PPS remappable. MVIO must be enabled on these pins to be compliant with the I3C bus standards.
6. A 0.1 uF bypass capacitor to V_{SS} is required on the VDD pin.
7. MVIO pins, powered by VDD2.

Table 3-2. 20-Pin Allocation Table

| I/O | 20-Pin PDIP/ SOIC/ TSSOP | 20-Pin VQFN | A/D | Reference | Timers | 16-Bit PWM/CCP | CWG | CLC | SPI | I ² C | I ³ C | UART | IOC | Interrupts | Basic |
|--------------------|-----------------------------------|----------------|------------------------------|-------------|---|--|----------------------------------|--|---------------------|-----------------------|-------------------------|--|-------|---------------------|-------------------------|
| RA0 | 19 | 16 | ANA0 | | — | — | — | — | — | — | — | — | IOCA0 | — | ICDDAT ICSPDAT |
| RA1 | 18 | 15 | ANA1 | VREF+ (ADC) | TUIN0 ⁽¹⁾ | — | — | — | — | — | — | — | IOCA1 | — | ICDCLK ICSPCLK |
| RA2 | 17 | 14 | ANA2 | VREF- (ADC) | T0CKI ⁽¹⁾ | — | CWG1IN ⁽¹⁾ | CLCIN0 ⁽¹⁾ | — | — | — | — | IOCA2 | INT0 ⁽¹⁾ | — |
| RA3 | 4 | 1 | — | — | — | — | — | — | — | — | — | — | IOCA3 | — | MCLR V _{PP} |
| RA4 | 3 | 20 | ANA4 | — | T1G ⁽¹⁾ | — | — | — | — | — | — | — | IOCA4 | INT1 ⁽¹⁾ | CLKOUT SOSCO OSC2 |
| RA5 | 2 | 19 | ANA5 | — | T2IN ⁽¹⁾ T1CKI ⁽¹⁾ | PWM1ERS (1) | — | — | — | — | — | — | IOCA5 | INT2 ⁽¹⁾ | CLKIN SOSCI OSC1 |
| RB5 ⁽⁸⁾ | 12 | 9 | — | — | — | — | — | CLCIN3 ⁽¹⁾ | SDI1 ⁽¹⁾ | SDA1 ^(3,4) | I3C2_SDA ⁽⁵⁾ | RX1 ⁽¹⁾ | IOCB5 | — | — |
| RB6 ⁽⁸⁾ | 11 | 8 | — | — | — | — | — | CLCIN2 ⁽¹⁾ | SCK1 ⁽¹⁾ | SCL1 ^(3,4) | I3C2_SCL ⁽⁵⁾ | — | IOCB6 | — | — |
| RB7 | 10 | 7 | ANB7 | — | — | — | — | — | — | — | — | CTS1 ⁽¹⁾ | IOCB7 | — | — |
| RC0 ⁽⁷⁾ | 16 | 13 | — | — | TUIN1 ⁽¹⁾ | — | — | — | — | — | I3C1_SCL ⁽⁵⁾ | CTS2 ⁽¹⁾ | IOCC0 | — | — |
| RC1 ⁽⁷⁾ | 15 | 12 | — | — | T4IN ⁽¹⁾ | PWM2ERS (1) | — | — | — | — | I3C1_SDA ⁽⁵⁾ | RX2 ⁽¹⁾ | IOCC1 | — | — |
| RC3 | 7 | 4 | ANC3 ADACT ⁽¹⁾ | — | — | CCP2IN ⁽¹⁾ PWMIN1 ⁽¹⁾ | — | CLCIN1 ⁽¹⁾ | — | — | — | — | IOCC3 | — | — |
| RC4 | 6 | 3 | ANC4 | — | T3G ⁽¹⁾ | — | — | — | — | — | — | — | IOCC4 | — | — |
| RC5 | 5 | 2 | ANC5 | — | T3CKI ⁽¹⁾ | CCP1IN ⁽¹⁾ PWMIN0 ⁽¹⁾ | — | — | — | — | — | — | IOCC5 | — | — |
| RC6 | 8 | 5 | ANC6 | — | — | — | — | — | SS1 ⁽¹⁾ | — | — | — | IOCC6 | — | — |
| RC7 | 9 | 6 | ANC7 | — | — | — | — | — | — | — | — | — | IOCC7 | — | — |
| V _{DD} | 1 | 18 | — | — | — | — | — | — | — | — | — | — | — | — | V _{DD} |
| V _{DD2} | 14 | 11 | — | — | — | — | — | — | — | — | — | — | — | — | V _{DD2} |
| V _{DD3} | 13 | 10 | — | — | — | — | — | — | — | — | — | — | — | — | V _{DD3} |
| V _{SS} | 20 | 17 | — | — | — | — | — | — | — | — | — | — | — | — | V _{SS} |
| OUT ⁽²⁾ | — | — | ADCGRDA ADCGRDB | — | TMR0 TU16A TU16B | PWM11 PWM12 PWM21 PWM22 CCP1 CCP2 | CWG1A CWG1B CWG1C CWG1D | CLC1OUT CLC2OUT CLC3OUT CLC4OUT | SS1 SCK1 SDO1 | SDA1 SCL1 | — | DTR1 RTS1 TX1 DTR2 RTS2 TX2 | — | — | — |

.....continued

| I/O | 20-Pin PDIP/ SOIC/ TSSOP | 20-Pin VQFN | A/D | Reference | Timers | 16-Bit PWM/CCP | CWG | CLC | SPI | I ² C | I3C | UART | IOC | Interrupts | Basic |
|---|-----------------------------------|----------------|-----|-----------|--------|-------------------|-----|-----|-----|------------------|-----|------|-----|------------|-------|
| Notes: <ol style="list-style-type: none"> This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. All digital output signals shown in these rows are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options. This is a bidirectional signal. For normal module operation, the firmware will map this signal to the same pin in both the PPS input and PPS output registers. These pins are configured for I²C logic levels; the SCLx/SDAx signals may be assigned to any of these pins. PPS assignments to the other pins (e.g., RB1) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds. These pins are configured for I3C logic levels and are not PPS remappable. MVIO must be enabled on these pins to be compliant with the I3C bus standards. A 0.1 uF bypass capacitor to V_{SS} is required on the V_{DD} pin. MVIO pins, powered by V_{DD2}. MVIO pins, powered by V_{DD3}. | | | | | | | | | | | | | | | |

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-8431-8

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

| AMERICAS | ASIA/PACIFIC | ASIA/PACIFIC | EUROPE |
|--|--|---|---|
| Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com | Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040 | India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100 | Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820 |