The dsPIC33EPXXXGM3XX/6XX/7XX family devices that you have received conform functionally to the current Device Data Sheet (DS70000689D), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of dsPIC33EPXXXGM3XX/6XX/7XX family silicon.

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB IDE project.
3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
4. Based on the version of MPLAB IDE you are using, do one of the following:
   a) For MPLAB IDE 8, select Programmer > Reconnect.
   b) For MPLAB X IDE, select Window > Dashboard and click the Refresh Debug Tool Status icon ( ).
5. Depending on the development tool used, the part number and Device Revision ID value appear in the Output window.

Data Sheet clarifications and corrections start on Page 25, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

The DEVREV values for the various dsPIC33EPXXXGM3XX/6XX/7XX family silicon revisions are shown in Table 1.
TABLE 1: SILICON DEVREV VALUES

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Device ID(1)</th>
<th>Revision ID for Silicon Revision(2)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>A0</td>
<td>A1</td>
</tr>
<tr>
<td>dsPIC33EP128GM304</td>
<td>0x1B40</td>
<td></td>
</tr>
<tr>
<td>dsPIC33EP128GM604</td>
<td>0x1B48</td>
<td></td>
</tr>
<tr>
<td>dsPIC33EP128GM306</td>
<td>0x1B43</td>
<td></td>
</tr>
<tr>
<td>dsPIC33EP128GM706</td>
<td>0x1B4B</td>
<td></td>
</tr>
<tr>
<td>dsPIC33EP128GM310</td>
<td>0x1B47</td>
<td></td>
</tr>
<tr>
<td>dsPIC33EP128GM710</td>
<td>0x1B4F</td>
<td></td>
</tr>
<tr>
<td>dsPIC33EP256GM304</td>
<td>0x1B80</td>
<td></td>
</tr>
<tr>
<td>dsPIC33EP256GM604</td>
<td>0x1B88</td>
<td></td>
</tr>
<tr>
<td>dsPIC33EP256GM306</td>
<td>0x1B83</td>
<td></td>
</tr>
<tr>
<td>dsPIC33EP256GM706</td>
<td>0x1B8B</td>
<td></td>
</tr>
<tr>
<td>dsPIC33EP256GM310</td>
<td>0x1B87</td>
<td></td>
</tr>
<tr>
<td>dsPIC33EP256GM710</td>
<td>0x1B8F</td>
<td></td>
</tr>
<tr>
<td>dsPIC33EP512GM304</td>
<td>0x1BC0</td>
<td></td>
</tr>
<tr>
<td>dsPIC33EP512GM604</td>
<td>0x1BC8</td>
<td></td>
</tr>
<tr>
<td>dsPIC33EP512GM306</td>
<td>0x1BC3</td>
<td></td>
</tr>
<tr>
<td>dsPIC33EP512GM706</td>
<td>0x1BCB</td>
<td></td>
</tr>
<tr>
<td>dsPIC33EP512GM310</td>
<td>0x1BC7</td>
<td></td>
</tr>
<tr>
<td>dsPIC33EP512GM710</td>
<td>0x1BCF</td>
<td></td>
</tr>
</tbody>
</table>

Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format “DEVID DEVREV”.

Note 2: Refer to the “dsPIC33EPXXXGM3XX/6XX/7XX Flash Programming Specification” (DS70000685) for detailed information on Device and Revision IDs for your specific device.
## TABLE 2: SILICON ISSUE SUMMARY

<table>
<thead>
<tr>
<th>Module</th>
<th>Feature</th>
<th>Item Number</th>
<th>Issue Summary</th>
<th>Affected Revisions&lt;sup&gt;(1)&lt;/sup&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>Core</td>
<td>CPU</td>
<td>1.</td>
<td>Limited execution speed (44/64-pin and 100/121-pin devices).</td>
<td>X</td>
</tr>
<tr>
<td>Core</td>
<td>Program Memory</td>
<td>2.</td>
<td>The address error trap may occur while accessing certain program memory locations.</td>
<td>X X X X</td>
</tr>
<tr>
<td>SPI</td>
<td>Frame Sync Pulse</td>
<td>3.</td>
<td>When in SPIx Slave mode with the Frame Sync pulse set as an input, FRMDLY must be set to ‘0’.</td>
<td>X X X X</td>
</tr>
<tr>
<td>SPI</td>
<td>Frame Master Mode</td>
<td>4.</td>
<td>Received data is right-shifted under certain conditions.</td>
<td>X X X X</td>
</tr>
<tr>
<td>Input Capture</td>
<td>Synchronous Cascade mode</td>
<td>5.</td>
<td>Even numbered timer does not reset on a source clock rollover in a synchronous cascaded operation.</td>
<td>X X X X</td>
</tr>
<tr>
<td>PWM</td>
<td>Immediate Update</td>
<td>6.</td>
<td>Dead time is not asserted when PDCx is updated to cause an immediate transition on the PWMxH and PWMxL outputs.</td>
<td>X X X X</td>
</tr>
<tr>
<td>PWM</td>
<td>PWM Override</td>
<td>7.</td>
<td>Under certain circumstances, updates to the OVRENH and OVRENL bits may be ignored by the PWMx module.</td>
<td>X X</td>
</tr>
<tr>
<td>PWM</td>
<td>Complementary Mode</td>
<td>8.</td>
<td>With dead time greater than zero, 0% and 100% duty cycles cannot be obtained on PWMxL and PWMxH outputs.</td>
<td>X X X X</td>
</tr>
<tr>
<td>PWM</td>
<td>Center-Aligned Mode</td>
<td>9.</td>
<td>Under certain conditions, the PWMxH and PWMxL outputs are deasserted.</td>
<td>X X X X</td>
</tr>
<tr>
<td>PWM</td>
<td>Current Reset Mode</td>
<td>10.</td>
<td>PWM Resets only occur on alternate cycles in Current Reset mode.</td>
<td>X X X X</td>
</tr>
<tr>
<td>PWM</td>
<td>Master Time Base Mode</td>
<td>11.</td>
<td>When the Immediate Update is disabled, certain changes to the PHASEEx register may result in missing dead time.</td>
<td>X X X X</td>
</tr>
<tr>
<td>PWM</td>
<td>Redundant/ Push-Pull Output Mode</td>
<td>12.</td>
<td>When the Immediate Update is disabled, changing the duty cycle value from a non-zero value to zero will produce a glitch pulse equal to 1 PWM clock.</td>
<td>X X X X</td>
</tr>
<tr>
<td>PWM</td>
<td>Complementary Mode</td>
<td>13.</td>
<td>If PWM override is turned off during dead time, then the PWM generator may not provide dead time on the corresponding PWMxH-PWMxL edge transition.</td>
<td>X X X X</td>
</tr>
<tr>
<td>ADC</td>
<td>DONE bit</td>
<td>14.</td>
<td>DONE bit does not work when an external interrupt is selected as the ADC trigger source.</td>
<td>X X X X</td>
</tr>
<tr>
<td>ADC</td>
<td>Analog Channel</td>
<td>15.</td>
<td>Selecting the same ANx input for CH0 and CH1 results in erroneous readings for CH1.</td>
<td>X X X X</td>
</tr>
<tr>
<td>CAN</td>
<td>DMA</td>
<td>16.</td>
<td>Write collisions on a DMA-enabled CAN module do not generate DMAC error traps.</td>
<td>X X X X</td>
</tr>
<tr>
<td>JTAG</td>
<td>I/O</td>
<td>17.</td>
<td>MCLR pin operation may be disabled.</td>
<td>X X X X</td>
</tr>
<tr>
<td>JTAG</td>
<td>I/O</td>
<td>18.</td>
<td>Active-high logic pulse on the I/O pin with TMS function at POR.</td>
<td>X X X X</td>
</tr>
<tr>
<td>QEI</td>
<td>Velocity Counter</td>
<td>19.</td>
<td>Under certain circumstances, the Velocity Counter x register (VELxCNT) misses count pulses.</td>
<td>X X X X</td>
</tr>
<tr>
<td>FRC</td>
<td>FRC Accuracy</td>
<td>20.</td>
<td>Change in the FRC accuracy.</td>
<td>X</td>
</tr>
</tbody>
</table>

**Note 1:** Only those issues indicated in the last column apply to the current silicon revision.
TABLE 2: SILICON ISSUE SUMMARY (CONTINUED)

<table>
<thead>
<tr>
<th>Module</th>
<th>Feature</th>
<th>Item Number</th>
<th>Issue Summary</th>
<th>Affected Revisions(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU</td>
<td>div.sd</td>
<td>22.</td>
<td>When using the signed 32-by-16-bit division instruction, div.sd, the Overflow bit is not getting set when an overflow occurs.</td>
<td>X X X X</td>
</tr>
<tr>
<td>Output Compare</td>
<td>PWM Mode</td>
<td>23.</td>
<td>In the scaled down timer source for the Output Compare module, the first PWM pulse may not appear on the OCx pin.</td>
<td>X X X X</td>
</tr>
<tr>
<td>Output Compare</td>
<td>Interrupt</td>
<td>24.</td>
<td>Under certain circumstances, an Output Compare match may cause the Output Compare x Interrupt Flag (OCxIF) bit to become set prior to the Change-of-State (COS) of the OCx pin.</td>
<td>X X X X</td>
</tr>
<tr>
<td>CPU</td>
<td>DO Loop</td>
<td>25.</td>
<td>PSV access, including Table Reads or Writes in the first or last instruction of a DO loop, is not allowed.</td>
<td>X X X X</td>
</tr>
<tr>
<td>PWM</td>
<td>PWM SWAP</td>
<td>26.</td>
<td>In Center-Aligned mode, there is missing dead time when SWAP is disabled.</td>
<td>X X X X</td>
</tr>
<tr>
<td>PWM</td>
<td>Center-Aligned Mode</td>
<td>27.</td>
<td>Updates to the PHASEx registers occur only at the middle of the center-aligned PWM cycle.</td>
<td>X X X X</td>
</tr>
<tr>
<td>ADC</td>
<td>Integral Nonlinearity (INL) Specification</td>
<td>28.</td>
<td>The AC/DC electrical characteristic, Integral Nonlinearity error in the ADC module, is not within the specifications published in the data sheet.</td>
<td>X X X</td>
</tr>
<tr>
<td>PWM</td>
<td>Push-Pull Mode</td>
<td>29.</td>
<td>Period register writes may produce back-to-back pulses under certain conditions.</td>
<td>X X X X</td>
</tr>
<tr>
<td>PWM</td>
<td>Trigger Compare Match</td>
<td>30.</td>
<td>First PWM/ADC trigger event on TRIGx match may not occur under certain conditions.</td>
<td>X X X X</td>
</tr>
<tr>
<td>Input Capture</td>
<td>Cascade Mode</td>
<td>31.</td>
<td>When IC is used in Cascaded mode, the even timer does not increment immediately when the odd timer rolls over, but instead occurs one cycle after the rollover.</td>
<td>X X X X</td>
</tr>
<tr>
<td>SPI</td>
<td>DMA</td>
<td>32.</td>
<td>The data transferred from DMA to the SPIx buffer may get corrupted if the CPU accesses the Special Function Registers (SFRs) during the data transfer.</td>
<td>X X X X</td>
</tr>
<tr>
<td>Core</td>
<td>DO Loop</td>
<td>33.</td>
<td>DO loops may work incorrectly if nested interrupts are enabled and interrupts occur during the last two instructions of the DO loop.</td>
<td>X X X X</td>
</tr>
<tr>
<td>Core</td>
<td>Variable Interrupt Latency</td>
<td>34.</td>
<td>Address error trap may occur under certain circumstances if Variable Interrupt Latency mode is enabled.</td>
<td>X X X X</td>
</tr>
<tr>
<td>Power-Saving Mode</td>
<td>Doze Mode</td>
<td>35.</td>
<td>Stack error trap may occur under certain circumstances if the processor is switched between normal mode and Doze mode.</td>
<td>X X X X</td>
</tr>
<tr>
<td>SPI</td>
<td>SPIx Enable</td>
<td>36.</td>
<td>When the SPIx module is enabled for the first time, there may be a spurious clock on the SCKx pin, which causes a mismatch between the clock and data lines.</td>
<td>X X X X</td>
</tr>
</tbody>
</table>

**Note 1:** Only those issues indicated in the last column apply to the current silicon revision.
### TABLE 2: SILICON ISSUE SUMMARY (CONTINUED)

<table>
<thead>
<tr>
<th>Module</th>
<th>Feature</th>
<th>Item Number</th>
<th>Issue Summary</th>
<th>Affected Revisions(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Memory</td>
<td>Stack Error Trap</td>
<td>37.</td>
<td>If the CPU is assigned a lower data bus master priority level than either the DMA Controller or USB, by configuring the MSTRPR register to any value other than 0x0000, then executing an ULNK instruction will result in a stack error trap.</td>
<td>X X X X</td>
</tr>
<tr>
<td>SPI</td>
<td>Master Mode</td>
<td>38.</td>
<td>Received data is shifted by 1 bit when CKP = 1 and CKE = 0.</td>
<td>X X X X</td>
</tr>
<tr>
<td>PTG</td>
<td>Debug Mode</td>
<td>39.</td>
<td>Single-stepping of the command sequence queue when device is in Debug mode is not functional.</td>
<td>X X X X</td>
</tr>
<tr>
<td>PTG</td>
<td>PTGADD/PTGCOPY</td>
<td>40.</td>
<td>PTGADD and PTGCOPY commands do not change the counter limit values.</td>
<td>X X X X</td>
</tr>
<tr>
<td>I/O</td>
<td>Schmitt Trigger</td>
<td>41.</td>
<td>Schmitt Trigger output may produce glitches.</td>
<td>X X X X</td>
</tr>
<tr>
<td>CPU</td>
<td>Data Flash Reads</td>
<td>42.</td>
<td>Given a specific set of preconditions, when two or more data Flash read instructions (via Program Space Visibility (PSV) read or table read) are executed back-to-back, one or more subsequent instructions will be misexecuted.</td>
<td>X X X X</td>
</tr>
<tr>
<td>Electrical</td>
<td>ADC2 Gain error</td>
<td>43.</td>
<td>ADC2 module specifications Parameters AD23α and HAD23α Gain Error (GERR) are updated to ±15%.</td>
<td>X X X X</td>
</tr>
</tbody>
</table>

**Note 1:** Only those issues indicated in the last column apply to the current silicon revision.
Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A3).

1. Module: Core

For 44/64-pin and 100/121-pin devices, code execution may be unreliable under the following conditions:

- From -40°C to +85°C for Fosc above 120 MHz (60 MIPS)
- From +85°C to +125°C for Fosc above 100 MHz (50 MIPS)
- From +125°C to +150°C for Fosc above 60 MHz (30 MIPS)

Work around

Do not use clock speeds above 120 MHz for applications operating in the industrial temperature range (-40°C to +85°C) or above 100 MHz for the extended range (+85°C to +125°C), or above 60 MHz for the high-temperature range (+125°C to +150°C).

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

2. Module: Core

An unexpected address error trap may occur during accesses to program memory addresses, 001h through 200h. This has been observed when one or more interrupt requests are asserted while reading or writing program memory addresses using TBLRDH/L, TBLWTH/L or PSV-based instructions.

Work around

Before executing instructions that read or write program memory addresses, 001h through 200h, disable interrupts using the DISI instruction.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

3. Module: SPI

When in SPIx Slave mode (MSTEN bit (SPIxCON1<5>) = 0) and using the Frame Sync pulse output feature (FRMEN bit (SPIxCON2<15>) = 1) in Slave mode (SPIFSD bit (SPIxCON2<14>) = 1), the Frame Sync Pulse Edge Select bit (FRMDLY bit (SPIxCON2<1>) = 0) must be set to '0'.

Work around

None. The Frame Sync Pulse Edge Select bit, FRMDLY, cannot be set to produce a Frame Sync pulse that coincides with the first bit clock.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
4. Module: SPI

When SPIx is operating in Master mode and Framed SPIx mode is enabled (SPIxCON1<5> = 1 and SPIxCON2<15> = 1), received data may be shifted to the right by one bit when the following conditions are also true:

- The Frame Sync pulse is configured as an output (SPISFD (SPIxCON2<14>) = 0).
- Input data is sampled at the end of data output time (SMP (SPIxCON1<9>) = 1).

**Work around**

Clear the SMP bit while using SPIx Frame Master mode; this changes data sampling to the start of data output time.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

5. Module: Input Capture

The even numbered timer does not reset on a source clock rollover in Synchronous Cascaded mode operation.

In the cascaded configuration, ICy:ICx (ICy represents the even numbered modules and ICx represents the odd numbered modules), ICy and ICx form a single 32-bit module. In Synchronous Cascaded mode (IC32 = 1, ICTRIG = 0 and the SYNCSEL<4:0> bits are not equal to 0h), both timers, ICyTMR:ICxTMR, must reset on a Sync_trig input from the 32-bit source timers, but only the odd timer (ICxTMR) is getting reset on a Sync Trigger input.

**Work around**

None.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
6. Module: PWM

The PWM generator may not assert dead time on the edges of transitions. This has been observed when all of the following conditions are present:

- The PWM generator is configured to operate in Complementary mode with Independent Time Base (ITB) or master time base;
- Immediate update is enabled; and
- The value in the PDC register is updated in such a manner that the PWMxH and PWMxL outputs make an immediate transition.

The current duty cycle, PDCOLD, newly calculated duty cycle, PDCNEW, and the point at which a write to the Duty Cycle register occurs within the PWM time base, will determine if the PWMxH and PWMxL outputs make an immediate transition. PWMxH and PWMxL outputs make an immediate transition if the Duty Cycle register is written with a new value, PDCNEW, at a point of time when the PWM time base is counting a value that is in between PDCNEW and PDCOLD. Additionally, writing to the Duty Cycle register, close to the instant of time where dead time is being applied, may result in a reduced dead time which is effective on the PWMxH and PWMxL transition edges.

In Figure 1, if the duty cycle write occurred in the shaded box, then PWMxH and PWMxL will make an immediate transition without dead time.

**FIGURE 1: TIMING DIAGRAMS FOR CENTER-ALIGNED AND EDGE-ALIGNED MODES**

**Work around**

None.

In most applications, the duty cycle update timing can be controlled using the TRIGx trigger, or Special Event Trigger, such that the above mentioned conditions are avoided altogether.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
7. Module: PWM

Under certain circumstances, an update to the IOCONx register to turn off the override will be ignored by the PWMx module. The issue has been observed to occur when the IOCONx update to turn off the override occurs close to the time when dead time is being applied.

**Work around**

1. Turn off the PWM dead time.
2. Alternatively, turn off the PWM override with the following procedure:
   a) Disable the PWMx module (PTEN = 0)
   b) Clear the Override Enable bits (OVRENH = 0 and OVRENL = 0)
   c) Enable the PWMx module (PTEN = 1)

**Affected Silicon Revisions**

```
<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

8. Module: PWM

This issue is applicable when a PWM generator is configured to operate in Independent Time Base mode with either Center-Aligned Complementary mode or Edge-Aligned Complementary mode. When dead time is non-zero, PWMxL is not asserted for 100% of the time when PDCx is zero. Similarly, when dead time is non-zero, PWMxH is not asserted for 100% of the time when PDCx is equal to PHASEx. This issue also applies to Master Time Base mode.

**Work around**

In Center-Aligned mode:
- To obtain 0% duty cycle, zero out the ALTDTRx register and then write zero to the PDCx register.
- To obtain 100% duty cycle, zero out the ALTDTRx register and then write (PHASEx + 2) to the PDCx register.

In Edge-Aligned mode:
- To obtain 0% duty cycle, zero out the registers, DTRx and ALTDTRx, and then write zero to the PDCx register.
- To obtain 100% duty cycle, zero out the registers, DTRx and ALTDTRx, and then write (PHASEx + 1) to the PDCx register.

Alternatively, in both Center-Aligned and Edge-Aligned PWM modes, 0% and 100% duty cycle can be obtained by enabling the PWM override (IOCONx<9:8> = 0b11) with the Output Override Synchronization bit (IOCONx<0> = 1) set:
- For 0% duty cycle, set the value of the Override Data (IOCONx<7:6>) for the PWMxH and PWMxL pins as '0b01'
- For 100% duty cycle, set the value of the Override Data (IOCONx<7:6>) for the PWMxH and PWMxL pins as '0b10'

**Affected Silicon Revisions**

```
<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>
```
9. **Module: PWM**

   In Center-Aligned Complementary mode with Independent Time Base, if the value in the PDCx register is less than one-half the value in the ALTDTRx register, the PWM generator will force the PWMxL to low, and on the PWMxH, generates pulses of a width less than twice the dead time, as shown in Figure 2.

**FIGURE 2: PWM GENERATOR TIMING DIAGRAM**

![PWM Generator Timing Diagram](image)

**Work around**

Include a software routine to ensure that the duty cycle value written to the PDCx register is at least one-half of the value in ALTDTRx. **Example 1** shows one method, with PDCtemp representing the variable which has the value to be written to the PDCx register. Alternatively, for duty cycle values less than half the desired dead-time value, zero out the ALTDTRx register or dynamically reduce the value in the ALTDTRx register, such that ALTDTRx is always equal to 2 * PDCx, as shown in **Example 2**.

**EXAMPLE 1: WORK AROUND CODE**

```c
Altdtr_by2 = ALTDTRx / 2;
if (PDCtemp < Altdtr_by2)
{
    PDCx = Altdtr_by2;
}
else
{
    PDCx = PDCtemp;
}
```
EXAMPLE 2:  WORK AROUND CODE

```c
#define DESIRED_DEADTIME 100
if (PDCtemp < (DESIRED_DEADTIME/2))
{
    ALTDTDRx = PDCtemp * 2;
    PDCx = PDCtemp;
} else
{
    ALTDTDRx = DESIRED_DEADTIME;
    PDCx = PDCtemp;
}
```

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

10. Module: PWM

When the PWM generator is configured to operate in Current Reset mode (XPRES (PWMCONx<1>) = 1 with Independent Time Base mode (ITB (PWMCONx<9>) = 1), the PWM Reset will happen only in every alternate PWM cycle.

**Work around**

1. Generate an interrupt when the comparator state changes. This interrupt should be high priority and could be either a comparator interrupt or PWM Fault interrupt. The current-limit interrupt does not function in this mode. Inside the interrupt, update PHASEx (period value) with a value less than the programmed duty cycle and then immediately update the PHASEx register with the value, as required by the application (PWM_period) shown in Example 3.

EXAMPLE 3:  WORK AROUND CODE

```c
PWMx ISR:
{
    PHASEx = PDCx - 100;
    PHASEx = PWM_period;
    PWMxIF = 0;
}
```

2. When the External Current Reset signal is applied to the PWM generator (configured using Current-Limit Signal Source Select bits (CLSRC<4:0>) in the PWM Fault Current-Limit Control registers (FCLCONx<14:10>)), depending on the PWM resolution selected, PCLKDIV<2:0> (PTCON2<2:0>), the maximum pulse width of the External Current Reset signal is to be restricted to less than the values as shown in Table 3.

**TABLE 3: MAXIMUM EXTERNAL CURRENT RESET SIGNAL WIDTH**

<table>
<thead>
<tr>
<th>PCLKDIV&lt;2:0&gt;</th>
<th>Max. External Current Reset Signal Width (in nS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>20</td>
</tr>
<tr>
<td>001</td>
<td>40</td>
</tr>
<tr>
<td>010</td>
<td>80</td>
</tr>
<tr>
<td>011</td>
<td>160</td>
</tr>
<tr>
<td>100</td>
<td>320</td>
</tr>
<tr>
<td>101</td>
<td>640</td>
</tr>
<tr>
<td>110</td>
<td>1280</td>
</tr>
</tbody>
</table>

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

11. Module: PWM

In Edge-Aligned Complementary mode, changes to the PHASEx register under certain circumstances will result in missing dead time at the PWMxH-to-PWMxL transition. This has been observed only when all of the following are true:

- Master Time Base mode is enabled (PWMCONx<9> = 0);
- PHASEx is changed after the PWMx module is enabled; and
- The PHASEx register value is changed, so that either PHASEx < DTRx or PHASEx > PDCx.

**Work around**

None.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
12. Module: PWM

In certain output modes, the PWMx module produces a pulse glitch of one PWM clock in width (Figure 3). This has been observed only when all of the following are true:

- Either Redundant or Push-Pull Output mode is selected (IOCONx<11:10> = 10 or 01);
- Immediate Update is disabled (PWMCONx<0> = 0); and
- The value of the current Duty Cycle register (either the PDCx or MDC register, as determined by PWMCONx<8>) is updated to zero from any non-zero value.

The pulse glitch has been observed to occur at the beginning of the following PWM boundary period.

**FIGURE 3:**

Work around

If the application requires a duty cycle of zero, two possible work arounds are available.

1. Use the PWM overrides to force the output to a low state, instead of writing a '0' to the Duty Cycle register. When using this method, the PWM override must be disabled when the duty cycle is a non-zero value. If output override synchronization is configured to occur on CPU clock boundaries (IOCONx<0> = 0), enabling and disabling the override must be timed to occur as closely as possible to the PWM period boundary.

2. Configure the module for Immediate Update (PWMCONx<0> = 1) before enabling the module. In this mode, writes to the Duty Cycle register have an immediate effect on the output. As with the previous work around, writes to the Duty Cycle register must be timed to occur as close to the PWM period boundary as possible in order to avoid distortion of the output.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

13. Module: PWM

In Complementary Output mode, the expected dead time between transitions of the PWMxH and PWMxL outputs may not be asserted when the following occurs:

- Output override synchronization is configured to occur on the CPU clock boundary (IOCONx<0> = 0);
- Both PWMxH and PWMxL overrides are enabled prior to the event (OVRENH and OVRENL are both '1'), and
- Both overrides are disabled (OVRENH and OVRENL are both '0') at the instant the dead time should be asserted (Figure 4).

This has been observed in both Center-Aligned and Edge-Aligned modes.

**FIGURE 4:**

Work around

None.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
14. Module: ADC

The ADC Conversion Status (DONE) bit (ADxCON1<0>) does not indicate completion of a conversion when an external interrupt is selected as the ADC trigger source (SSRC<2:0> bits (ADxCON1<7:5>) = 0x1).

Work around

Use an ADC interrupt or poll the ADxIF bit in the IFSx registers to determine the completion of the conversion.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

15. Module: ADC

Selecting the same ANx input (AN0 or AN3) for CH0 and CH1 to achieve a 1.1 Msps sampling rate results in erroneous readings for CH1.

Work around

Bring the analog signal into the device using both AN0 and AN3, connect externally, and then assign one input to CH0 and the other to CH1.

If selecting AN0 on CH1 (CH123Sx = 0), select AN3 on CH0 (CH0Sx = 3). Conversely, if selecting AN3 on CH1 (CH123Sx = 1), select AN0 on CH0 (CH0Sx = 0).

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

16. Module: CAN

When DMA is used with the CAN module, and the CPU and DMA write to a CAN Special Function Register (SFR) at the same time, the DMAC error trap does not occur. In addition, neither the PWCOL<3:0> bits of the DMAPWC SFR nor the DMACERR bit of the INTCON1 SFR become set. Since the PWCOLx bits are not set, subsequent DMA requests to that channel are not ignored.

Work around

There is no work around; however, under normal circumstances, this situation must not arise.

When DMA is used with the CAN module, the application must not be writing to the CAN SFRs.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

17. Module: JTAG

The MCLR pin (normally input only) may be set as an output pin through the JTAG interface. If it is set at an output high level, subsequent device Resets are prevented until the device is powered down.

Work around

None.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
18. Module: JTAG
At Power-on Reset (POR), when JTAG is disabled in the Configuration bits, the I/O pin with TMS function produces an active-high logic pulse with a pulse width in the order of milliseconds.

Work around
None.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

19. Module: QEI
The Velocity Counter x (VELxCNT) is a 16-bit wide register that increments or decrements based on the signal from the quadrature decoder logic. Reading this register results in a Counter Reset. Typically, the user application must read the velocity counter at a rate of 1 kHz-4 kHz.

As a result of this issue, the velocity counter may miss a count if the user application reads the Velocity Counter x register at the same time as a (+1 or -1) count increment occurs.

Work around
None.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
20. Module: FRC

Refer to Table 4 for a change in the FRC accuracy at FRC Frequency = 7.3728 MHz.

**TABLE 4: INTERNAL FRC ACCURACY**

<table>
<thead>
<tr>
<th>AC CHARACTERISTICS</th>
<th>Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Operating temperature</td>
<td></td>
</tr>
<tr>
<td></td>
<td>-40°C ≤ TA ≤ +85°C for Industrial</td>
<td></td>
</tr>
<tr>
<td></td>
<td>-40°C ≤ TA ≤ +125°C for Extended</td>
<td></td>
</tr>
<tr>
<td></td>
<td>-40°C ≤ TA ≤ +150°C for High Temperature</td>
<td></td>
</tr>
<tr>
<td>Param No.</td>
<td>Characteristic</td>
<td>Min.</td>
</tr>
<tr>
<td>F20a</td>
<td>FRC</td>
<td>-2</td>
</tr>
<tr>
<td>F20b</td>
<td>FRC</td>
<td>-3</td>
</tr>
<tr>
<td>HF20</td>
<td>FRC</td>
<td>-4</td>
</tr>
</tbody>
</table>

**Work around**

None.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>


When operating at lower temperatures (< 0°C), there is a drift in the op amp offset voltage. Refer to Table 5 for a change in the op amp offset voltage at different operating temperatures.

**TABLE 5: OP AMP SPECIFICATIONS**

<table>
<thead>
<tr>
<th>DC CHARACTERISTICS</th>
<th>Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Operating temperature</td>
</tr>
<tr>
<td></td>
<td>-40°C ≤ TA ≤ +85°C for Industrial</td>
</tr>
<tr>
<td></td>
<td>-40°C ≤ TA ≤ +125°C for Extended</td>
</tr>
<tr>
<td>Param No.</td>
<td>Symbol</td>
</tr>
<tr>
<td>CM42</td>
<td>VOFFSET</td>
</tr>
<tr>
<td>CM42</td>
<td>VOFFSET</td>
</tr>
</tbody>
</table>

**Work around**

None.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
22. Module: CPU

When using the signed 32-by-16-bit division instruction, div.sd, the Overflow bit does not always get set when an overflow occurs.

This erratum only affects operations in which at least one of the following conditions is true:

a) Dividend and divisor differ in sign,

b) Dividend > 0x3FFFFFFF or

c) Dividend ≤ 0xC0000000.

Work around

The application software must perform both the following actions in order to handle possible undetected overflow conditions:

a) The value of the dividend must always be constrained to be in the following range: 0xC0000000 ≤ Dividend ≤ 0x3FFFFFFF.

b) If the dividend and divisor differ in sign (e.g., dividend is negative and divisor is positive), then after executing the div.sd instruction or the compiler built-in function, __builtin_divsd(), inspect the sign of the resultant quotient.

If the quotient is found to be a positive number, then treat it as an overflow condition.

23. Module: Output Compare

The first PWM pulse may not appear on the OCx pin if the timer source of the Output Compare x module is scaled down.

The first pulse on the OCx pin is missed in PWM mode when the timer source for the Output Compare x module is scaled down (1:8, 1:64 or 1:256) using the Timerx Input Clock Prescale Select bits, TCKPS<1:0> (TxCON<5:4>).

Work around

• Configure the prescaler for the source timer to 1:1 for Output Compare 3, 4, 5 and 6.

• The Output Compare 1 or 2 module can be used. The scaled down timer (1:8, 1:64 or 1:256) can be used as a source for the Output Compare 1 and 2 modules.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

24. Module: Output Compare

Under certain circumstances, an output compare match may cause the Output Compare Interrupt Flag (OCxIF) bit to become set prior to the Change-of-State (COS) of the OCx pin. This has been observed when all of the following are true:

• The module is in One-Shot mode (OCM<2:0> = 001, 010 or 100);

• One of the timer modules is being used as the time base; and

• A timer prescaler other than 1:1 is selected

If the module is re-initialized by clearing the OCM<2:0> bits after the One-Shot mode compare, the OCx pin may not be driven as expected.

Work around

After OCxIF is set, allow an interval (in CPU cycles) of at least twice the prescaler factor to elapse before clearing the OCM<2:0> bits. For example, for a prescaler value of 1:8, allow 16 CPU cycles to elapse after the interrupt.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
25. Module: CPU

Table write (TBLWTx), table read (TBLRDx) and PSV Flash read instructions should not be used in the first or last instruction locations of a DO loop.

**Work around**
None.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

26. Module: PWM

In Center-Aligned Complementary mode with Independent Time Base, the expected dead time between transitions of the PWMxH and PWMxL outputs may not be asserted at all times if the SWAP (IOCONx<1>) bit setting is changed from ‘1’ to ‘0’ in order to remap PWMxH and PWMxL to their respective pins, after the PWM module is enabled.

**Work around**
None.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
27. Module: PWM

In Center-Aligned Complementary mode with Independent Time Base, updates to the PHASEEx register take effect in the middle of a Center-Aligned PWM cycle, as shown in Figure 5. This occurs only when the Immediate Update feature is disabled (IUE = 0). If Immediate Update is enabled (IUE = 1), the PHASEEx register updates will take effect immediately.

FIGURE 5:

```
Work around
None.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
```

28. Module: ADC

In the AC/DC electrical characteristics, the Integral Nonlinearity (INL) error for the ADC2 module differs in 12-Bit ADC mode with the operating temperature range from the specifications published in the “dsPIC33EPXXXGM3XX/6XX/7XX Family Data Sheet”. The updated text is shown in bold in Table 33-57 below:

**TABLE 33-57: ADCx MODULE SPECIFICATIONS (12-BIT MODE)**

<table>
<thead>
<tr>
<th>Param No. Symbol</th>
<th>Characteristic</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD20a Nr</td>
<td>Resolution</td>
<td>12 data bits</td>
<td>bits</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AD21a INL</td>
<td>Integral Nonlinearity</td>
<td>-3.0</td>
<td>—</td>
<td>+3.0</td>
<td>LSb</td>
<td>-40°C ≤ Ta ≤ +85°C Only VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V (Note 2)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-6.0</td>
<td>—</td>
<td>6.0</td>
<td>LSb</td>
<td>+85°C ≤ Ta ≤ +125°C Only VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V (Note 2)</td>
</tr>
</tbody>
</table>

**Work around**

None.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>
29. Module: PWM

When the PWM module is configured for Push-Pull mode \((\text{IOCONx}<11:10> = 10)\) with the Enable Immediate Period Update bit enabled \((\text{PTCON}<10> = 1)\), a write to the Period register that coincides with the period rollover event may cause the push-pull output logic to produce back-to-back pulses on the PWMx pins (Figure 6).

**FIGURE 6:**

![Diagram](image)

**Work around**

Ensure that the update to the PWM Period register occurs away from the PWM rollover event by setting the EIPU bit \((\text{PTCON}<10> = 1)\). Use either the PWM Special Event Trigger (SEVTCMP) or the PWM Primary Trigger (TRIGx) to generate a PWM Interrupt Service Routine (ISR) near the start of the PWM cycle. This ISR will ensure that period writes do not occur near the PWM period rollover event.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

30. Module: PWM

The triggers generated by the PWMx Primary Trigger Compare Value register (TRIGx) will not trigger at the point defined by the TRIGx register values on the first instance for the configurations listed below. Subsequent trigger instances are not affected.

- Trigger compare values for TRIGx are less than 8 counts
- Trigger Output Divider bits, \(\text{TRGDIV}<3:0>\) (\(\text{TRGCONx}<15:12>\)), are greater than ‘0’
- Trigger Postscaler Start Enable Select bits, \(\text{TRGSTRT}<5:0>\) (\(\text{TRGCONx}<5:0>\)), are equal to ‘0’

**Work around**

Configure the PWMx Primary Trigger Compare Value Register (TRIGx) values to be equal to or greater than 8.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

31. Module: Input Capture

When the IC is used in Cascaded mode, the even timer does not increment immediately when the odd timer rolls over, but instead occurs one cycle after the roll over.

In the cascaded configuration, ICy:ICx (ICy represents the even numbered modules and ICx represents the odd numbered modules) form a single 32-bit module. In such a configuration, when ICx counts for 16-bit value \((65535\) cycles) and rolls over to zero during the next clock cycle \((65536\)th cycle), ICy should immediately increment by one. But ICy timer remains at zero and during the next clock cycle \((65537\)th cycle), both ICx and ICy timers increment by one.

**Work around**

None.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

32. Module: SPI

The data transferred from the DMA to the SPIx buffer may get corrupted if the CPU is writing to any Special Function Registers (SFRs) during the data transfer.

**Work around**

None.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
33. Module: Core

When interrupt nesting is enabled by clearing the NSTDIS bit (INTCON1<15> = 0), an interrupt that occurs during the last two instructions of the DO loop can end it prematurely. The DCOUNT is incorrectly decremented twice when:

• an interrupt occurs during the last two instructions of a DO loop, and
• the second higher priority interrupt occurs exactly four instruction cycles later.

**Work around**

Disable interrupt nesting by setting the NSTDIS bit (INTCON1<15> = 1).

Alternatively, for interrupts of priority levels up to 6, use the DISI instruction to disable the nested interrupts while executing the last two instructions of the DO loop.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

34. Module: Core

An address error trap may occur if the variable exception processing latency is enabled by setting the VAR bit (CORCON<15> = 1), and the same data variables are modified both within and outside the Interrupt Service Routine.

**Work around**

Enable the Fixed Interrupt Latency mode by clearing the VAR bit (VAR (CORCON<15>) = 0).

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

35. Module: Power-Saving Mode

A stack error trap may be generated when all of the following conditions are met:

• Device operates in Doze mode.
• The Processor Clock Reduction Select bits, DOZE<2:0> (CLKDIV<14:12>), are set to '0b011' or '0b01x'.
• Multiple interrupts are enabled.
• In the user function, the processor speed is switched between normal speed and reduced speed (as defined by the DOZE<2:0> bits).

**Work around**

In Doze mode, set the Processor Clock Reduction Select bits, DOZE<2:0> (CLKDIV<14:12>), to '0b010', '0b001' or '0b000'.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

36. Module: SPI

When the SPIx module is enabled for the first time, there may be a spurious clock on the SCKx pin. This may result in one bit of data getting shifted out on the data line, resulting in a mismatch between the clock and data lines.

This issue may also occur when the SPIx module is disabled during data transmission, and subsequently enabled.

**Work around**

1. Disable the SPIx module after two SPIx cycles and then re-enable SPIx, this will synchronize the clock and data.
2. If the SPIx module is configured on the PPS pins, first enable the SPIx without configuring the PPS, then allow the two SPIx clocks to pass and then configure the PPS to connect to the SPIx module. This will prevent the spurious SPIx clock going out on the pin. If the SPIx module is turned off periodically, ensure that the PPS is turned off as well.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
37. Module: Data Memory

If the CPU is assigned a lower data bus master priority level than either the DMA Controller or USB, by configuring the MSTRPR register to any value other than 0x0000, then executing an ULNK instruction will result in a stack error trap.

Work around
1. Ensure that the MSTRPR register is always maintained at its default (Reset) value of 0x0000. Do not write any other value to this SFR.
2. If writing source code in assembly, the recommended work around is to replace all instances of the ULNK instruction with:
   
   mov W14,W15
   mov [--w15], W14
   bclr CORCON, #SFA

   If using the MPLAB® XC16 compiler (XC16 v1.30 or later), specify the compiler option:
   
   merrata=busmaster
   (Project Properties >> XC16 >> xc16-gcc >> General >> Additional Options).

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

38. Module: SPI

In Master mode, the SPI device reads the data on the SDIx line incorrectly (data is shifted by one bit; e.g., if 0x37 is transmitted, it is read as 0x1B). The issue occurs for the following configuration:

- SMP = x
- CKE = 0
- CKP = 1
- Master MIPS ≤ Slave MIPS. Issue occurred over a range of SPI clock frequencies (1 MHz to 16 MHz).

Work around
When CKE = 0 and CKP = 1, use the following sequence to initiate SPI communication:

- Set the Slave Select line to the Idle state
- Set the SCKx pin high
- Enable Master mode
- Enable the module
- Assert the Slave Select line

If the SPI slave device does not use the SSx line, the SPI slave should be enabled only after the master clock line is made high.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

39. Module: PTG

Single-stepping through the command sequence feature, which is enabled by setting the PTGSSEN bit when the device is in Debug mode, does not work. Also, the corresponding step interrupt, which generates after each step execution in the queue, doesn’t work.

Work around
None.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

40. Module: PTG

The PTGADD/PTGCOPY commands which add the contents of the PTGADJ register, or copy the contents of the PTGHOLD register to the PTG Counter Limit registers (PTGC0LIM and PTGC1LIM) does not work. Though the loop counter value gets updated, loop repletion cannot be changed dynamically after starting execution.

Work around
None.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

41. Module: I/O

If the input signal rise or fall time is greater than 300 nS, the I/O Schmitt Trigger output may have glitches.

Work around
The rise/fall times must be less than 300 nS.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
42. Module: CPU

When two or more data Flash read instructions (via Program Space Visibility (PSV) read or table read) are executed back-to-back, one or more subsequent instructions can be misexecuted when all of the conditions in Table 6 occur.

Note: This issue is deterministic based on the instruction sequence executed, and is not sensitive to manufacturing process, temperature, voltage or other application operating conditions that do not affect the instruction sequence.

**TABLE 6: REQUIRED CONDITIONS**

1. A PSV MOV.D instruction is executed with an opcode at address ending in 0x0, 0x4, 0x8 or 0xC; and
2. Some “connecting code” is executed (following the MOV.D of condition 1), with the properties:
   a) The connecting code does not include any program flow changes, including: taken branch instructions (including all versions of BRA, CPBEQ, CPBGT, CPBLT, CPBNE), CALL, CALL.L, GOTO, GOTO.L, RCALL, RETLW, RETURN, vectoring to an ISR, returning from an interrupt (RETFIE) and certain debug operations, such as break and one-step; and
   b) The connecting code does not include a TBLRDx or non-MOV.D PSV instruction, located at a Flash memory address ending in 0x0, 0x4, 0x8 or 0xC; and
   c) The connecting code is at least two instruction words in length; and
   d) The connecting code does not end with a REPEAT instruction, with count > 0; and
3. ≥ 2 back-to-back PSV or TBLRDx instructions are executed (following the code of condition 2), where the first of the back-to-back instructions is located at an address ending in 0x2, 0x6, 0xA or 0xE.

Figure 7 provides an example of the effective behavior.

**FIGURE 7: SIMPLIFIED BEHAVIOR**

<table>
<thead>
<tr>
<th>Normal State (no problem, default state after any Reset)</th>
<th>PSV MOV.D @ Address Ending in 0x0, 0x4, 0x8 or 0xC, Followed by &quot;Connecting Code&quot;</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conditions 1 and 2 Met (no problem yet)</td>
<td></td>
</tr>
<tr>
<td>≥ 2 Back-to-Back PSV or TBLRDx Instructions Starting @ Address Ending in 0x2, 0x6, 0xA or 0xE</td>
<td></td>
</tr>
<tr>
<td>Issue Manifests – One or More Subsequent Instructions are Misexecuted with the Opcode of a Prior Instruction</td>
<td></td>
</tr>
</tbody>
</table>

Any Program Flow Change (see condition 2a)
Work around
The issue can be avoided by ensuring any one or more of the requirements are not met. For example:

1. All instances of PSV MOV.D can be replaced with two PSV MOV instructions instead. Non-PSV MOV.D instructions acting on RAM/SFRs do not need to be modified; or
2. If not already present, a program flow change instruction (such as BRA $+2) can be inserted above back-to-back data Flash read sequences; or
3. Back-to-back data Flash read instruction sequences can be broken up by inserting a non-Flash read instruction (such as a NOP), in between the Flash read instructions; or
4. The alignment of the code can be shifted to avoid the required opcode location addresses.

C code built with MPLAB® XC16 Compiler Version 1.32, or later, implements the work around by default. However, if the application uses Assembly language routines, these should be manually modified to implement the work around. Additionally, if precompiled libraries are used, these should be built with XC16 Version 1.32 or later. For additional information, please visit: www.microchip.com/erratum_psrd_psrd

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

43. Module: Electrical Characteristics
The Gain Error (GERR) of the ADC2 module does not meet the specifications Parameters AD23a (Table 33-57) and HAD23a (Table 34-14). The Gain Error of ADC2 is at minimum -15 LSbs and at maximum +15 LSbs. ADC1 specifications are unaffected and adhere to Tables 33-57 and 34-14.

Work around
None.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS70000689D):

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

1. Module: Packaging Information

   In the “dsPIC33EPXXXGM3XX/6XX/7XX Family Data Sheet”, Section 35.2 “Package Details”, dimensions for the 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 7.15 x 7.15 Exposed Pad [QFN] is mentioned. However, the dsPIC33EPXXXGM3XX/6XX/7XX family devices are not available in this package.

   The dsPIC33EPXXXGM3XX/6XX/7XX family devices are available in the 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN], and the package dimensions are shown on the following pages.
64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging
64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension</td>
<td>Limits</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>N</td>
</tr>
<tr>
<td>Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1</td>
</tr>
<tr>
<td>Contact Thickness</td>
<td>A3</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
</tr>
<tr>
<td>Exposed Pad Width</td>
<td>E2</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
</tr>
<tr>
<td>Exposed Pad Length</td>
<td>D2</td>
</tr>
<tr>
<td>Contact Width</td>
<td>b</td>
</tr>
<tr>
<td>Contact Length</td>
<td>L</td>
</tr>
<tr>
<td>Contact-to-Exposed Pad</td>
<td>K</td>
</tr>
</tbody>
</table>

Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated.
3. Dimensioning and tolerancing per ASME Y14.5M.
   BSC: Basic Dimension, Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-154A Sheet 2 of 2
64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]
With 0.40 mm Contact Length and 5.40x5.40mm Exposed Pad

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

---

### Recommended Land Pattern

#### Dimensions (in millimeters)

<table>
<thead>
<tr>
<th>Units</th>
<th>Millimeters</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Contact Pitch</strong></td>
<td>E</td>
<td>0.50</td>
<td>BSC</td>
<td></td>
</tr>
<tr>
<td><strong>Optional Center Pad Width</strong></td>
<td>W2</td>
<td></td>
<td></td>
<td>5.50</td>
</tr>
<tr>
<td><strong>Optional Center Pad Length</strong></td>
<td>T2</td>
<td></td>
<td></td>
<td>5.50</td>
</tr>
<tr>
<td><strong>Contact Pad Spacing</strong></td>
<td>C1</td>
<td></td>
<td>8.90</td>
<td></td>
</tr>
<tr>
<td><strong>Contact Pad Spacing</strong></td>
<td>N C2</td>
<td></td>
<td>8.90</td>
<td></td>
</tr>
<tr>
<td><strong>Contact Pad Width (X64)</strong></td>
<td>X1</td>
<td></td>
<td>0.30</td>
<td></td>
</tr>
<tr>
<td><strong>Contact Pad Length (X64)</strong></td>
<td>Y1</td>
<td></td>
<td>0.85</td>
<td></td>
</tr>
<tr>
<td><strong>Distance Between Pads</strong></td>
<td>G</td>
<td></td>
<td>0.20</td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**

1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
2. Module: Power-Saving Features

In Section 10.0 “Power-Saving Features”, there are two changes included.

**Change 1:** Example 10-1 is modified to show a condition and a note. The changes are shown below in **bold**.

**EXAMPLE 10-1:** PWRSAV INSTRUCTION SYNTAX

<table>
<thead>
<tr>
<th>PWRSAV #IDLE_MODE</th>
<th>; Put the device into Idle mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>PWRSAV #SLEEP_MODE</td>
<td>; Put the device into Sleep mode[^1]</td>
</tr>
</tbody>
</table>

**Note 1:** The use of **PWRSAV #SLEEP_MODE** has limitations when the Flash Voltage Regulator bit, VREGSF (RCON<11>), is set to Standby mode. Refer to Section 10.2.1 “Sleep Mode” for more information.

**Change 2:** The fourth paragraph of Section 10.2.1 “Sleep Mode” is modified to include the condition where the Flash voltage regulator is placed in Standby mode. An additional example is added to show how to implement the **SLEEP** instruction in a 4-instruction word-aligned function. The modified text is added as follows:

For optimal power savings, the internal regulator and the Flash regulator can be configured to go into standby when Sleep mode is entered by clearing the VREGS (RCON<8>) and VREGSF (RCON<11>) bits (default configuration). However, putting the Flash Voltage Regulator in Standby mode (VREGSF = 0) when in Sleep has the effect of corrupting the prefetched instructions placed in the instruction queue. When the part wakes up, these instructions may cause undefined behavior. To remove this problem, the instruction queue must be flushed after the part wakes up. A way to flush the instruction queue is to perform a branch. Therefore, it is required to implement the **SLEEP** instruction in a function with 4-instruction word alignment. The 4-instruction word alignment will assure that the **SLEEP** instruction is always placed on the correct address to make sure the flushing will be effective. **Example 10-2** shows how this is performed.

**EXAMPLE 10-2:** SLEEP MODE PWRSAV INSTRUCTION SYNTAX (WITH FLASH VOLTAGE REGULATOR SET TO STANDBY MODE)

```
.global _GoToSleep
.section .text
.align 4

_GoToSleep:
PWRSAV #SLEEP_MODE
BRA TO_FLUSH_QUEUE_LABEL
TO_FLUSH_QUEUE_LABEL:
RETURN
```

[^1]: Refer to Section 10.2.1 “Sleep Mode” for more information.
3. Module: Pin Diagrams

In the Pin Diagrams, both the 44-Pin Diagrams for TQFP and QFN are corrected by removing the reference to U1RTS on pin number 27.

The dsPIC33EPXXXGM3XX/6XX/7XX family devices do not have U1RTS, U1CTS, U2RTS, U2CTS pins on 44-pin packages. Only U3RTS, U3CTS and U4RTS, U4CTS are available as remappable pins.

4. Module: Pin Diagrams

In the Pin Diagrams, the 44-Pin TQFP diagram is corrected by replacing the reference to OA4IN+ on pin 27 with OA3IN+.

5. Module: Pin Diagrams

In the Pin Diagrams, both the 64-Pin Diagrams for TQFP and QFN are corrected to include the following PMP Pins:

- PMA6 has been added to RB1
- PMA7 has been added to RC1
- PMP13 has been added to RC2

6. Module: Electrical Characteristics

In the AC/DC electrical characteristics, the Integral Nonlinearity (INL) error for the ADC module differs in 12-Bit ADC mode from the specifications published in the “dsPIC33EPXXXGM3XX/6XX/7XX Family Data Sheet”. The updated text is shown in bold in Table 33-57 below.

<table>
<thead>
<tr>
<th>TABLE 33-57: ADCx MODULE SPECIFICATIONS (12-BIT MODE)</th>
</tr>
</thead>
<tbody>
<tr>
<td>AC CHARACTERISTICS</td>
</tr>
<tr>
<td>Standard Operating Conditions (see Note 1): 3.0V to 3.6V</td>
</tr>
<tr>
<td>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial</td>
</tr>
<tr>
<td>-40°C ≤ TA ≤ +125°C for Extended</td>
</tr>
<tr>
<td><strong>Param No.</strong></td>
</tr>
<tr>
<td>---------------</td>
</tr>
<tr>
<td>AD20a</td>
</tr>
<tr>
<td>AD21a</td>
</tr>
</tbody>
</table>
7. Module: Memory Organization

In Section 4.3 “Special Function Register Maps”, Table 4-2 and Table 4-3 are corrected by removing the following IFSx/IPCx/IECx bits:

- FLT1IP0, FLT1IP1 and FLT1IP2 of IPC15
- FLT2IP0, FLT2IP1 and FLT2IP2 of IPC16
- FLT3IP0, FLT3IP1 and FLT3IP2 of IPC18
- FLT4IP0, FLT4IP1 and FLT4IP2 of IPC19
- FLT1IE of IEC3
- FLT2IE, FLT3IE and FLT4IE of IEC4
- FLT1IF of IFS3
- FLT2IF, FLT3IF and FLT4IF of IFS4

8. Module: Electrical Characteristics

In the AC/DC electrical characteristics, the Power-Down Current (IPD) for the devices differs from the specifications published in the “dsPIC33EPXXXGM3XX/6XX/7XX Family Data Sheet”.

The updates for Table 33-8 of the data sheet are highlighted in bold in the following table.

<table>
<thead>
<tr>
<th>TABLE 33-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC CHARACTERISTICS</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Parameter No.</td>
</tr>
<tr>
<td>Power-Down Current (IPD)(1)</td>
</tr>
<tr>
<td>DC60d</td>
</tr>
<tr>
<td>DC60c</td>
</tr>
<tr>
<td>DC60b</td>
</tr>
<tr>
<td>DC60c</td>
</tr>
<tr>
<td>DC61d</td>
</tr>
<tr>
<td>DC61c</td>
</tr>
<tr>
<td>DC61b</td>
</tr>
<tr>
<td>DC61c</td>
</tr>
</tbody>
</table>
9. Module: Configuration Byte Register Map

In Table 30-1: Configuration Byte Register Map, configuration byte addresses published in the “dsPIC33EPXXXGM3XX/6XX/7XX Family Data Sheet” differ for the devices with a memory size equal to 128 Kbytes and 256 Kbytes. The corrected Configuration byte addresses are shown in bold below:

Configuration byte addresses for 128K devices are:
- FICD = 0x155F0
- FPOR = 0x155F2
- FWDT = 0x155F4
- FOSC = 0x155F6,
- FOSCSEL = 0x155F8
- FGS = 0x155FA

Configuration byte addresses for 256K devices are:
- FICD = 0x2ABF0
- FPOR = 0x2ABF2
- FWDT = 0x2ABF4
- FOSC = 0x2ABF6
- FOSCSEL = 0x2ABF8
- FGS = 0x2ABFA
10. Module: Instruction Set Overview

Modify the existing note of Table 31-2: Instruction Set Overview on pages 422 to 427 to “Note 1: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle”. This note should be referenced with a superscript (1) on the “# of Cycles(1)” column of Table 31-2.

TABLE 31-2: INSTRUCTION SET OVERVIEW

<table>
<thead>
<tr>
<th>Base Instr #</th>
<th>Assembly Mnemonic</th>
<th>Assembly Syntax</th>
<th>Description</th>
<th># of Words</th>
<th># of Cycles(1)</th>
<th>Status Flags Affected</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note 1: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

11. Module: Electrical Characteristics

In Table 33-10, the electrical characteristics of Parameter DI31 are updated. The parameter values are highlighted in bold in the following table.

TABLE 33-10: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

<table>
<thead>
<tr>
<th>DC CHARACTERISTICS</th>
<th>Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended</th>
</tr>
</thead>
<tbody>
<tr>
<td>Param No.</td>
<td>Symbol</td>
</tr>
<tr>
<td>DI31</td>
<td>ICNPD</td>
</tr>
</tbody>
</table>

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.
2: Negative current is defined as current sourced by the pin.
3: See the “Pin Diagrams” section for the 5V tolerant I/O pins.
4: VIL source < (VSS – 0.3). Characterized but not tested.
5: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
6: Digital 5V tolerant pins cannot tolerate any “positive” input injection current from input sources > 5.5V.
7: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.
8: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical “absolute instantaneous” sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.
12. Module: 10-Bit/12-Bit Analog-to-Digital Converter (ADC)

In Register 23-2: ADxCON2, the OFFCAL bit is unimplemented. The changes are highlighted in bold in the following table.

**REGISTER 23-2: ADxCON2: ADCx CONTROL REGISTER 2**

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>U-0</th>
<th>U-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCFG2(f)</td>
<td>VCFG1(f)</td>
<td>VCFG0(f)</td>
<td>—</td>
<td>—</td>
<td>CSCNA</td>
<td>CHPS1</td>
<td>CHPS0</td>
</tr>
</tbody>
</table>

bit 15

bit 12 Unimplemented: Read as ‘0’

13. Module: PTG Control Registers

In Register 25-1: PTGCST, the PTG Watchdog Timer Time-out Status bit should be referenced as PTGWTO. The changes are highlighted in bold in the following table.

**REGISTER 25-1: PTGCST: PTG CONTROL/STATUS REGISTER**

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>HS-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>PTGEN</td>
<td>PTGWTO</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>PTGITM1(f)</td>
<td>PTGITM0(f)</td>
</tr>
</tbody>
</table>

bit 7

bit 6 PTGWTO: PTG Watchdog Timer Time-out Status bit

1 = PTG Watchdog Timer has timed out
0 = PTG Watchdog Timer has not timed out.

14. Module: LED Control Registers

In Register 16-23: LEBDLYx, the LEB register bits<2:0> are unimplemented. The changes are highlighted in bold in the following table.

**REGISTER 16-23: LEBDLYx: LEADING-EDGE BLANKING DELAY REGISTER x**

<table>
<thead>
<tr>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>LEB&lt;8:5&gt;</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

bit 15

bit 15-12 Unimplemented: Read as ‘0’

bit 11-3 LEB<8:0>: Leading-Edge Blanking Delay for Current-Limit and Fault Inputs bits
The value is in 8.32 ns increments.

bit 2-0 Unimplemented: Read as ‘0’

15. Module: Special Features

**Brown-out Reset:** The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage, VCAP.

Here, VCAP should be read as VDD.
16. Module: Interrupt Controller Register

Updates to the INTCON2 register bits are as follows:

Table 4-2: Interrupt Controller Register Map for dsPIC33EPXXXGM6XX/7XX Devices and Table 4-3: Interrupt Controller Register Map for dsPIC33EPXXXGM3XX Devices have been updated. The changes are highlighted in bold in the following table.

<table>
<thead>
<tr>
<th>File Name</th>
<th>Addr.</th>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>All Resets</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTCON2</td>
<td>08C2</td>
<td>GIE</td>
<td>DISI</td>
<td>SWTRAP</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

Register 7-4: INTCON2 has been updated. The changes are highlighted in bold in the following table.

REGISTER 7-4: INTERRUPT CONTROL REGISTER 2

<table>
<thead>
<tr>
<th>bit 7</th>
<th>bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>INT4EP</td>
<td>INT3EP</td>
</tr>
</tbody>
</table>

bit 4
INT4EP: External Interrupt 4 Edge Detect Polarity Select bit
1 = Interrupt on negative edge
0 = Interrupt on positive edge

bit 3
INT3EP: External Interrupt 3 Edge Detect Polarity Select bit
1 = Interrupt on negative edge
0 = Interrupt on positive edge
17. Module: Electrical Characteristics

Note 3 referred in parameters:

- SP10 in Table 33-43: SPI1 Master Mode is updated as (changes are shown in bold):
  The minimum clock period for SCK1 is 40 ns. The clock generated in Master mode must not violate this specification.

- SP70 in Table 33-44: SPI1 Slave Mode is updated as (changes are shown in bold):
  The minimum clock period for SCK1 is 40 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

18. Module: I/O Ports

The SDO3 description in Table 11-3: Output Selection for Remappable Pins (RPn) should be read as (changes are shown in bold):

“RPn tied to SPI3 Data Output”

19. Module: Quadrature Encoder Interface (QEI) Module

In Register 17-2: QEIXIOC, the phrase, “home input”, for bit 15 QCAPEN is inappropriate and should be read as (changes are shown in bold):

QCAPEN: QEIX Position Counter Input Capture Enable bit

1 = Index match event triggers a position capture event
0 = Index match event does not trigger a position capture event

20. Module: Oscillator Configuration

The OSCTUN range on the positive side is clamped to +1.45%, hence in Register 9-4: OSCTUN: FRC Oscillator Tuning Register, the following should be read as:

011111 = Maximum frequency deviation of 1.453% (7.477 MHz)
011110 = Center frequency + 1.406% (7.474 MHz)

21. Module: Memory Organization

In Table 4-2: Interrupt Controller Register Map for dsPIC33EPXXXGM6XX/7XX Devices and Table 4-3: Interrupt Controller Register Map for dsPIC33EPXXXGM3XX Devices, the changes are as follows (changes are shown in bold):

- SFR Name – IPC0: Bit 0 should be read as INT0IP0
- SFR Name – IPC1: Bit 0 should be read as DMA0IP0

22. Module: Timer1

In Register 12-1: T1CON: Timer1 Control Register (changes are shown in bold):

- bit 4 should be read as TCKPS0
23. Module: PWM

In Register 16-18: TRGCONx: PWMx Trigger Control Register, bits<5-0> should be read as (changes are highlighted in **bold** in the following table):

<table>
<thead>
<tr>
<th>U-0</th>
<th>U-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>—</td>
<td>—</td>
<td>TRGSTRT5(1)</td>
<td>TRGSTRT4(1)</td>
<td>TRGSTRT3(1)</td>
<td>TRGSTRT2(1)</td>
<td>TRGSTRT1(1)</td>
<td>TRGSTRT0(1)</td>
</tr>
</tbody>
</table>

bit 7 | bit 0
APPENDIX A: DOCUMENT REVISION HISTORY

Rev A Document (6/2013)
Initial release of this document; issued for silicon revision A0.
Includes silicon issues 1 (Core, CPU), 2 (Core, Program Memory), 3-4 (SPI, Frame modes), 5 (Input Capture), 6-10 (PWM), 11-12 (ADC), 13 (ECAN), 14-15 (JTAG), and 16 (QEI).

Rev B Document (9/2013)

Rev C Document (10/2013)
Updates Table 1 with new revision ID, “A1”. Updates Table 2.


Rev F Document (9/2014)
Adds data sheet clarification 1. Module: “Packaging Information”.

Rev G Document (12/2014)

Rev H Document (5/2015)
Updates Table 1, Table 2 and all Affected Silicon Revision tables with new revision ID, “A3.”
Replaces silicon issue 5. Module: “Input Capture”.

Rev J Document (8/2015)
Adds silicon issue 32. Module: “DMA”.

Rev K Document (10/2015)
Updates silicon issue 32. Module: “SPI”.

Rev L Document (5/2016)

Rev M Document (12/2016)
Adds data sheet clarification 10. Module: “Instruction Set Overview”.

Rev N Document (8/2017)
Add silicon issues 41. Module: “I/O” and 42. Module: “CPU”.

Adds silicon issue 43. Module: “Electrical Characteristics”.

Rev H Document (5/2015)
Updates Table 1, Table 2 and all Affected Silicon Revision tables with new revision ID, “A3.”
Replaces silicon issue 5. Module: “Input Capture”.

Rev J Document (8/2015)
Adds silicon issue 32. Module: “DMA”.

Rev K Document (10/2015)
Updates silicon issue 32. Module: “SPI”.

Rev L Document (5/2016)

Rev M Document (12/2016)
Adds data sheet clarification 10. Module: “Instruction Set Overview”.

Rev N Document (8/2017)
Add silicon issues 41. Module: “I/O” and 42. Module: “CPU”.

Adds silicon issue 43. Module: “Electrical Characteristics”.

Rev H Document (5/2015)
Updates Table 1, Table 2 and all Affected Silicon Revision tables with new revision ID, “A3.”
Replaces silicon issue 5. Module: “Input Capture”.
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks
The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Hello, JukeBlox, KEELOQ, KEELOQ logo, KleeR, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip, Designer, OTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntellIMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.


Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV
ISO/TS 16949

© 2013-2018 Microchip Technology Inc.
## Worldwide Sales and Service

### AMERICAS
- **Corporate Office**
  2355 West Chandler Blvd.
  Chandler, AZ 85224-6199
  Tel: 480-792-7200
  Fax: 480-792-7277
  Technical Support: [http://www.microchip.com/support](http://www.microchip.com/support)
  Web Address: [www.microchip.com](http://www.microchip.com)

#### Americas Regional Offices
- **Atlanta**
  Duluth, GA
  Tel: 678-957-9614
  Fax: 678-957-1455
- **Austin, TX**
  Tel: 512-257-3370
- **Boston**
  Westborough, MA
  Tel: 774-760-0087
  Fax: 774-760-0088
- **Chicago**
  Itasca, IL
  Tel: 630-285-0071
  Fax: 630-285-0075
- **Dallas**
  Addison, TX
  Tel: 972-818-7423
  Fax: 972-818-2924
- **Detroit**
  Novi, MI
  Tel: 248-848-4000
- **Houston, TX**
  Tel: 281-894-5983
- **Indianapolis**
  Noblesville, IN
  Tel: 317-773-8323
  Fax: 317-773-5453
  Tel: 317-536-2380
- **Los Angeles**
  Mission Viejo, CA
  Tel: 949-462-9523
  Fax: 949-462-9608
  Tel: 951-273-7800
- **Raleigh, NC**
  Tel: 919-844-7510
- **New York, NY**
  Tel: 631-435-6000
- **San Jose, CA**
  Tel: 408-735-9110
  Tel: 408-436-4270
- **Canada - Toronto**
  Tel: 905-695-1980
  Fax: 905-695-2078

### ASIA/PACIFIC
- **Australia - Sydney**
  Tel: 61-2-9886-6733
- **China - Beijing**
  Tel: 86-10-8569-7000
- **China - Chengdu**
  Tel: 86-28-8665-5511
- **China - Chongqing**
  Tel: 86-23-8680-9588
- **China - Dongguan**
  Tel: 86-769-8702-9880
- **China - Guangzhou**
  Tel: 86-20-8755-8029
- **China - Hangzhou**
  Tel: 86-571-8792-8115
- **China - Hong Kong SAR**
  Tel: 852-2943-5100
- **China - Nanjing**
  Tel: 86-25-8755-8029
- **China - Qingdao**
  Tel: 86-532-8502-7355
- **China - Shanghai**
  Tel: 86-21-3326-8000
- **China - Shenyang**
  Tel: 86-24-2334-2829
- **China - Shenzhen**
  Tel: 86-755-8964-2200
- **China - Suzhou**
  Tel: 86-186-6233-1526
- **China - Wuhan**
  Tel: 86-27-5980-5300
- **China - Xian**
  Tel: 86-29-8833-7252
- **China - Xiamen**
  Tel: 86-592-2386138
- **China - Zhuhai**
  Tel: 86-756-3210040
- **India - Bangalore**
  Tel: 91-80-3090-4444
- **India - New Delhi**
  Tel: 91-11-4160-8631
- **India - Pune**
  Tel: 91-20-4121-0141
- **Japan - Osaka**
  Tel: 81-6-6152-7160
- **Japan - Tokyo**
  Tel: 81-3-6880-3770
- **Korea - Daegu**
  Tel: 82-53-744-4301
- **Korea - Seoul**
  Tel: 82-2-554-7200
- **Malaysia - Kuala Lumpur**
  Tel: 60-3-7651-7906
- **Malaysia - Penang**
  Tel: 60-4-227-8870
- **Philippines - Manila**
  Tel: 63-2-634-9065
- **Singapore**
  Tel: 65-634-8870
- **Taiwan - Hsin Chu**
  Tel: 886-3-577-8366
- **Taiwan - Kaohsiung**
  Tel: 886-7-213-7830
- **Taiwan - Taipei**
  Tel: 886-2-2508-8600
- **Thailand - Bangkok**
  Tel: 66-2-694-1351
- **Vietnam - Ho Chi Minh**
  Tel: 84-28-5446-2100

### EUROPE
- **Austria - Wels**
  Tel: 43-7242-2244-39
  Fax: 43-7242-2244-393
- **Denmark - Copenhagen**
  Tel: 45-4450-2828
  Fax: 45-4485-2829
- **Finland - Espoo**
  Tel: 358-9-4520-820
- **France - Paris**
  Tel: 33-1-69-53-63-20
  Fax: 33-1-69-30-90-79
- **Germany - Garching**
  Tel: 49-8931-9700
- **Germany - Haan**
  Tel: 49-2129-3766400
- **Germany - Heilbronn**
  Tel: 49-7131-67-3636
- **Germany - Karlsruhe**
  Tel: 49-721-625370
- **Germany - Munich**
  Tel: 49-89-627-144-0
  Fax: 49-89-627-144-44
- **Germany - Rosenheim**
  Tel: 49-8031-354-560
- **Israel - Ra'anana**
  Tel: 972-9-744-7705
- **Italy - Milan**
  Tel: 39-0331-742611
  Fax: 39-0331-466781
- **Italy - Padova**
  Tel: 39-049-7625286
- **Netherlands - Drunen**
  Tel: 31-416-690399
  Fax: 31-416-690340
- **Norway - Trondheim**
  Tel: 47-7289-7561
- **Poland - Warsaw**
  Tel: 48-22-3325737
- **Romania - Bucharest**
  Tel: 40-21-407-87-50
- **Spain - Madrid**
  Tel: 34-91-708-08-90
  Fax: 34-91-708-08-91
- **Sweden - Gothenberg**
  Tel: 46-31-704-60-40
- **Sweden - Stockholm**
  Tel: 46-8-5090-4654
- **UK - Wokingham**
  Tel: 44-118-921-5800
  Fax: 44-118-921-5820