Master Slave Interface (MSI) Module

HIGHLIGHTS

This section of the manual contains the following major topics:

1.0 Introduction .................................................................................................................... 2
2.0 Master Slave Configuration Registers ........................................................................... 4
3.0 Overview ........................................................................................................................ 20
4.0 Slave Processor Control ............................................................................................... 20
5.0 Inter-Processor Interrupt Request and Acknowledge .................................................. 22
6.0 Transfer Mode ............................................................................................................... 22
7.0 Mailbox Transfer Mode ............................................................................................... 22
8.0 FIFO Transfer Mode .................................................................................................... 32
9.0 Inter-Processor Interrupts ........................................................................................... 39
10.0 Master/Slave Reset Interaction .................................................................................. 41
11.0 Inter-Processor Operating Mode Status .................................................................... 43
12.0 Related Application Notes .......................................................................................... 46
13.0 Revision History ........................................................................................................... 47
1.0 INTRODUCTION

The Master Slave Interface (MSI) module is a bridge between the Master and a Slave processor system, each of which operate within independent clock domains.

The Master and Slave have their own registers to communicate between the MSI modules; the Master MSI registers are located in the Master SFR space and the Slave MSI registers are in the Slave SFR space.

The Master Slave Interface (MSI) includes these characteristics:

- **16 Unidirectional Data Mailbox Registers:**
  - Direction of each Mailbox register is fuse-selectable
  - Byte and word-addressable
- **8 Mailbox Data Flow Control Protocol Blocks:**
  - Individual fuse enables
  - Write port active; read port passive (i.e., no read data request required)
  - Automatic, interrupt driven (or polled), data flow control mechanism across MSI clock boundary
  - Fuse assignable to any of the Mailbox registers; supports any length data buffers (up to the number of available Mailbox registers)
  - DMA transfer compatible
- **Master to Slave and Slave to Master Interrupt Request with Acknowledge Data Flow Control**
- **Optional 2-Channel FIFO Memory Structure**
  - FIFO Depth of 16-128 Words (verify with the data sheet for the actual implemented FIFO depth):
    - 1 read and 1 write channel
    - Circular operation with empty and full status and interrupts
    - Overflow/underflow detection with interrupts to Master and Slave
    - Interrupt-based, software polled or DMA transfer compatible
- **Master and Slave Processor Cross-Boundary Control and Status:**
  - Readable Operating mode status for both processors
  - Slave enable from Master (subject to satisfying a hardware write interlock sequencer)
  - Master interrupts when Slave is reset during code execution
  - Slave interrupts when Master is reset during code execution
- **Optional (fuse) Decoupling of Master and Slave Resets, POR/BOR/MCLR always Resets Master and Slave; the Influence of the remaining Run-Time Resets on the Slave Enable is Fuse-Programmable**

Note: This family reference manual section is meant to serve as a complement to device data sheets. This document applies to all dsPIC33/PIC24 devices.

Please consult the note at the beginning of the "Master Slave Interface (MSI)" chapter in the current device data sheet to check whether this document supports the device you are using.

Figure 1-1: MSI Module Block Diagram

Note: Refer to the specific data sheet to determine the depth of the FIFO.
2.0 MASTER SLAVE CONFIGURATION REGISTERS

2.1 MSI Master Configuration Registers

The following registers are associated with the MSI Master module and are located in the Master SFR space:

- Register 2-1: MSI1CON
- Register 2-2: MSI1STAT
- Register 2-3: MSI1KEY
- Register 2-4: MSI1MBXS
- Register 2-5: MSI1MBXnD
- Register 2-6: MSI1FIFOCS
- Register 2-7: MRSWFDATA
- Register 2-8: MWSRFDATA
### 2.1.1 REGISTER MAP

Table 2-1 provides a brief summary of the related MSI Master module registers. The corresponding registers and their detailed descriptions appear after this summary.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Bit Range</th>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSI1CON</td>
<td>15:0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>RFITSEL1</td>
<td>RFITSEL0</td>
<td>MTSIRQ</td>
<td>STMIACK</td>
<td>SRSTIE</td>
<td>r</td>
<td>r</td>
</tr>
<tr>
<td>MSI1STAT</td>
<td>15:0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>SLVRST</td>
<td>SLVWDRST</td>
</tr>
<tr>
<td>MSI1KEY</td>
<td>15:0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>MSI1MBXS</td>
<td>15:0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>DTRDY&lt;4:0&gt;</td>
</tr>
<tr>
<td>MSI1MBXnD</td>
<td>15:0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>MSI1MBXnD&lt;15:0&gt;</td>
</tr>
<tr>
<td>MSI1FIFOCAS</td>
<td>15:0</td>
<td>WFEN</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>WFOF</td>
<td>WFUF</td>
<td>WFFULL</td>
<td>WFEMPTY</td>
<td>RFEN</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>MRSWFDATA</td>
<td>15:0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>MRSWFDATA&lt;15:0&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MWSRFDATA</td>
<td>15:0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>MWSRFDATA&lt;15:0&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Legend: — = unimplemented, read as '0'; r = reserved bit.
Register 2-1: MSI1CON: MSI1 Master Control Register

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>SLVEN: Slave Enable bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Slave processor is enabled, Slave Reset is released and execution permitted</td>
</tr>
<tr>
<td>0</td>
<td>Slave processor is disabled and held in Reset</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 14-12</th>
<th>Unimplemented: Read as ‘0’</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Bit 11-10</th>
<th>RFITSEL&lt;1:0&gt;: Read FIFO Interrupt Threshold Select bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>Triggers data valid interrupt when FIFO is full after Slave write</td>
</tr>
<tr>
<td>10</td>
<td>Triggers data valid interrupt when FIFO is 75% full after Slave write</td>
</tr>
<tr>
<td>01</td>
<td>Triggers data valid interrupt when FIFO is 50% full after Slave write</td>
</tr>
<tr>
<td>00</td>
<td>Triggers data valid interrupt when 1st FIFO entry is written by Slave</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 9</th>
<th>MTSIRQ: Master to Slave Interrupt Request bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Master has issued an interrupt request to the Slave</td>
</tr>
<tr>
<td>0</td>
<td>Master has not issued a Slave interrupt request</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 8</th>
<th>STMIACK: Interrupt Acknowledge bit (to Acknowledge the Slave interrupt)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>If STMIRQ = 1: Master Acknowledges Slave interrupt request, else protocol error</td>
</tr>
<tr>
<td>0</td>
<td>If STMIRQ = 1: Master has not yet Acknowledged Slave interrupt request, else no Slave to Master interrupt request is pending</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>SRSTIE: Slave Reset Event Interrupt Enable bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Master Slave Reset event interrupt occurs when Slave enters the Reset state</td>
</tr>
<tr>
<td>0</td>
<td>Master Slave Reset event interrupt does not occur when Slave enters the Reset state</td>
</tr>
</tbody>
</table>

| Bit 6-0 | Reserved: Maintain as ‘0’ |

Legend:  

- **R** = Readable bit  
- **W** = Writable bit  
- **U** = Unimplemented bit, read as ‘0’  
- ‘1’ = Bit is set  
- ‘0’ = Bit is cleared  
- **x** = Bit is unknown

Legend:  

- **r** = Reserved bit
### MSI Module

#### Register 2-2: MSI1STAT: MSI1 Master Status Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>R-0</th>
<th>R/HS/C-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R/HS/C-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>SLVRST</td>
<td>SLVWDRST</td>
<td>SLVPWR1</td>
<td>SLVPWR0</td>
<td>VERFERR</td>
<td>SLVP2ACT</td>
<td>STMIRQ</td>
<td>MTSIACK</td>
</tr>
<tr>
<td>14</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>13-12</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Legend:**

- **HS** = Hardware Settable bit
- **C** = Clearable bit
- **R** = Readable bit
- **W** =Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **-n** = Value at POR
- **’1′** = Bit is set
- **’0′** = Bit is cleared
- **x** = Bit is unknown

- **bit 15**: **SLVRST**: Slave Reset Status bit
  - 1 = Slave is in Reset
  - 0 = Slave is not in Reset

- **bit 14**: **SLVWDRST**: Slave Watchdog Timer (WDT) Reset Status bit
  - 1 = Slave has been reset by the Slave WDT
  - 0 = Slave has not been reset by the WDT

- **bit 13-12**: **SLVPWR<1:0>**: Slave Low-Power Operating Mode Status bits
  - 11 = Slave is in Deep Sleep mode
  - 10 = Slave is in Sleep mode
  - 01 = Slave is in Idle mode
  - 00 = Slave is not in a Low-Power mode

- **bit 11**: **VERFERR**: PRAM Verify Error Status bit
  - 1 = Error detected during execution of VFSLV (PRAM write verify) instruction
  - 0 = No error detected during execution of VFSLV (PRAM write verify) instruction

- **bit 10**: **SLVP2ACT**: Slave PRAM Panel 2 Active Status bit
  - This bit is a reflection of the Slave NVM Controller Status bit, P2ACTIV (NVMCON<10>), which is toggled after successful execution of a BOOTSWP instruction (during a Slave PRAM Live Update operation).
  - 1 = Slave NVM Controller Status bit, P2ACTIV = 1
  - 0 = Slave NVM Controller Status bit, P2ACTIV = 0

- **bit 9**: **STMIRQ**: Slave to Master Interrupt Request Status bit
  - 1 = Slave has issued an interrupt request to the Master
  - 0 = Slave has not issued a Master interrupt request

- **bit 8**: **MTSIACK**: Interrupt Acknowledge Status bit (Slave Acknowledged)
  - 1 = If MTSIRQ = 1: Slave Acknowledges Master interrupt request, else protocol error
  - 0 = If MTSIRQ = 1, Slave has not yet Acknowledged Master interrupt request, else no Master to Slave interrupt request is pending

- **bit 7**: **SLVDBG**: Slave Debug Mode Status bit
  - 1 = Slave is operating in Debug mode
  - 0 = Slave is operating in Mission or Application mode

**Unimplemented**: Read as ‘0’

**Note 1**: This bit is set by hardware and cleared by software or POR/BOR Reset. This bit is unaffected should the Slave be disabled (SLVEN (MSI1CON<15> = 0)).
Register 2-3: **MSI1KEY: MSI1 Master Interlock Key Register\(^{(1)}\)**

<table>
<thead>
<tr>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Legend:**

- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- \(-n\) = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- \(x\) = Bit is unknown

**bit 15-8:** **Unimplemented:** Read as ‘0’

**bit 7-0:** **MSI1KEY<7:0>: MSI1 Key bits**

The MSI1KEY<7:0> bits are monitored for specific write values.

**Note 1:** This is not a physical register; register reads always result in 00h.
### MSI Module

#### Register 2-4: MSI1MBXS: MSI1 Master Mailbox Data Transfer Status Register

<table>
<thead>
<tr>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bit 15 - Bit 8

<table>
<thead>
<tr>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
</tr>
</thead>
</table>

DTRDY<H:A>

Bit 7 - Bit 0

Legend:

- `R` = Readable bit
- `W` = Writable bit
- `U` = Unimplemented bit, read as ‘0’
- `-n` = Value at POR

### MSI1MBXnD: MSI1 Master Mailbox n Data Register (Master, n = 0 to 15)

#### Register 2-5

```
<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Bit 15 - Bit 8

```
<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Legend:

- `R` = Readable bit
- `W` = Writable bit
- `U` = Unimplemented bit, read as ‘0’
- `-n` = Value at POR

### MSI1MBXnD<15:8>

Bit 15-0

#### MSI1MBXnD<15:0>

- **Legend:**
  - `R` = Readable bit
  - `W` = Writable bit
  - `U` = Unimplemented bit, read as ‘0’
  - `-n` = Value at POR

- **bit 15-0:**
  - **MSI1MBXnD<15:0>:** MSI1 Master Mailbox n Data bits

  - **When Configuration bit, FMBXMx = 1 (programmed):**
    - Mailbox Data Direction: Master read, Slave writes Master; MSI1MBXnD<15:0> become R-0 (a Master write to MSI1MBXnD<15:0> will have no effect).

  - **When Configuration bit, FMBXMx = 0 (programmed):**
    - Mailbox Data Direction: Master write, Slave reads Master; MSI1MBXnD<15:0> becomes R/W-0.
Register 2-6: MSI1FIFOCS: MSI1 Master FIFO Control/Status Register 1

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>R/C-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-1</th>
</tr>
</thead>
<tbody>
<tr>
<td>WFEN(1)</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>WFOF(2)</td>
<td>WFUF(2)</td>
<td>WFFULL(2)</td>
<td>WFEMPTY(2)</td>
</tr>
</tbody>
</table>

bit 15

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>R-0</th>
<th>R/C-0</th>
<th>R-0</th>
<th>R-1</th>
</tr>
</thead>
<tbody>
<tr>
<td>RFEN</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>RFOF</td>
<td>RFUF</td>
<td>RFFULL</td>
<td>RFEMPTY</td>
</tr>
</tbody>
</table>

bit 7

Legend:

- **C** = Clearable bit
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as '0'
- **-n** = Value at POR
- '1' = Bit is set
- '0' = Bit is cleared
- **x** = Bit is unknown

**Bit 15**

**WFEN**: Write FIFO Enable bit(1)

1 = Enables (Master) Write FIFO
0 = Disables and initializes (Master) Write FIFO

**Bit 14-12**

**Unimplemented**: Read as '0'

**Bit 11**

**WFOF**: Write FIFO Overflow bit(2)

1 = Write FIFO overflow is detected
0 = No Write FIFO overflow is detected

**Bit 10**

**WFUF**: Write FIFO Underflow bit(2)

1 = Write FIFO underflow is detected
0 = No Write FIFO underflow is detected

**Bit 9**

**WFFULL**: Write FIFO Full Status bit(2)

1 = Write FIFO is full; last write by Master to Write FIFO (WFDATA) was into the last free location
0 = Write FIFO is not full

**Bit 8**

**WFEMPTY**: Write FIFO Empty Status bit(2)

1 = Write FIFO is empty; last read by Slave from Write FIFO (WFDATA) emptied the FIFO of all valid data or FIFO is disabled (and initialized to the empty state)
0 = Write FIFO contains valid data not yet read by the Slave

**Bit 7**

**RFEN**: Read FIFO Enable bit

1 = Enables (Master) Read FIFO
0 = Disables and initializes (Master) Read FIFO

**Bit 6-4**

**Unimplemented**: Read as '0'

**Bit 3**

**RFOF**: Read FIFO Overflow bit

1 = Read FIFO overflow is detected
0 = No Read FIFO overflow is detected

**Bit 2**

**RFUF**: Read FIFO Underflow bit

1 = Read FIFO underflow is detected
0 = No Read FIFO underflow is detected

**Bit 1**

**RFFULL**: Read FIFO Full Status bit

1 = Read FIFO is full; last write by Slave to Read FIFO (RFDATA) was into the last free location
0 = Read FIFO is not full

**Bit 0**

**RFEMPTY**: Read FIFO Empty Status bit

1 = Read FIFO is empty; last read by Master from Read FIFO (RFDATA) emptied the FIFO of all valid data or FIFO is disabled (and initialized to the empty state)
0 = Read FIFO contains valid data not yet read by the Master

**Note 1:** Clearing WFEN will also cause the WFEMPTY status bit to be set. After WFEN is subsequently set, WFEMPTY will remain set until the Master writes data into the Write FIFO.

**2:** Once set, these bits can be cleared by making WFEN = 0.
MSI Module

Register 2-7:  MRSWFDATA: Master Read (Slave Write) FIFO Data Register

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MRSWFDATA&lt;15:8&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

bit 15  bit 8

<table>
<thead>
<tr>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MRSWFDATA&lt;7:0&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

bit 7  bit 0

Legend:
R = Readable bit  W = Writable bit  U = Unimplemented bit, read as ‘0’
-n = Value at POR  ‘1’ = Bit is set  ‘0’ = Bit is cleared  x = Bit is unknown

bit 15-0  MRSWFDATA<15:0>: Read FIFO Data Out Register bits

Register 2-8:  MWSRFDATA: Master Write (Slave Read) FIFO Data Register

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MWSRFDATA&lt;15:8&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

bit 15  bit 8

<table>
<thead>
<tr>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MWSRFDATA&lt;7:0&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

bit 7  bit 0

Legend:
R = Readable bit  W = Writable bit  U = Unimplemented bit, read as ‘0’
-n = Value at POR  ‘1’ = Bit is set  ‘0’ = Bit is cleared  x = Bit is unknown

bit 15-0  MWSRFDATA<15:0>: Write FIFO Data In Register bits
2.2 MSI Slave Configuration Registers

The following registers are associated with the Slave MSI module and are located in the Slave SFR space:

- Register 2-9: SI1CON
- Register 2-10: SI1STAT
- Register 2-11: SI1MBXS
- Register 2-12: SI1MBxD
- Register 2-13: SI1FIFOCS
- Register 2-14: SWMRFDATA
- Register 2-15: SRMWFDATA
2.2.1 REGISTER MAP

Table 2-1 provides a brief summary of the related MSI Slave module registers. The corresponding registers and their detailed descriptions appear after this summary.

### Table 2-2: MSI Slave Register Map

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Bit Range</th>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SI1CON</td>
<td>15:0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>RFITSEL1</td>
<td>RFITSEL0</td>
<td>STMIRQ</td>
<td>MTSIAACK</td>
<td>MRSTIE</td>
<td>r</td>
<td>r</td>
</tr>
<tr>
<td>SI1STAT</td>
<td>15:0</td>
<td>MSTRST</td>
<td>MSTPWR1</td>
<td>MSTPWR0</td>
<td>—</td>
<td>—</td>
<td>MTSIRQ</td>
<td>STMACK</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>SI1MBXS</td>
<td>15:0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>SI1MBXnD</td>
<td>15:0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>SI1FIFOC</td>
<td>15:0</td>
<td>SRFEN</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>SRFOF</td>
<td>SRUF</td>
<td>SRFFULL</td>
<td>SRFEMPTY</td>
<td>SWFEN</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>SWFOF</td>
<td>SWUF</td>
</tr>
<tr>
<td>SWMRFDATA</td>
<td>15:0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>SWMRFDATA&lt;15:0&gt;</td>
<td></td>
</tr>
<tr>
<td>SRMWFDATA</td>
<td>15:0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

Legend: — = unimplemented, read as '0'; r = reserved bit.
**Register 2-9: SI1CON: MSI1 Slave Control Register**

| bit 15-12 | Unimplemented: Read as ‘0’ |
| bit 11-10 | RFITSEL<1:0>: Read FIFO Interrupt Threshold Select bits |
|           | 11 = Triggers data valid interrupt when FIFO is full after Master write |
|           | 10 = Triggers data valid interrupt when FIFO is 75% full after Master write |
|           | 01 = Triggers data valid interrupt when FIFO is 50% full after Master write |
|           | 00 = Triggers data valid interrupt when 1st FIFO entry is written by Master |
| bit 9     | STMIRQ: Slave to Master Interrupt Request bit |
|           | 1 = Slave issues an interrupt request to the Master |
|           | 0 = Slave does not issue a Master interrupt request |
| bit 8     | MTSIACK: Master to Slave Interrupt Acknowledge bit |
|           | 1 = If MTSIRQ = 1: Slave Acknowledges a Master interrupt request, else protocol error |
|           | 0 = If MTSIRQ = 1: Slave has not yet Acknowledged a Master interrupt request, else no Slave to Master interrupt request is pending |
| bit 7     | MRSTIE: Master Reset Event Interrupt Enable bit |
|           | 1 = Slave Master Reset event interrupt occurs when Master enters the Reset state |
|           | 0 = Slave Master Reset event interrupt does not occur when Master enters the Reset state |
| bit 6-0   | Reserved: Maintain as ‘0’ |
### MSI Module

**Register 2-10: SI1STAT: MSI1 Slave Status Register**

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13-12</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSTRST</td>
<td>MSTPWR</td>
<td>MSTPWR</td>
<td>MTSIRQ</td>
<td>STMIACK</td>
<td>Unimplemented</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13-12</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSTRST</td>
<td>MSTPWR</td>
<td>MSTPWR</td>
<td>MTSIRQ</td>
<td>STMIACK</td>
<td>Unimplemented</td>
</tr>
</tbody>
</table>

#### Legend:

- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **-n** = Value at POR
- **‘1’** = Bit is set
- **‘0’** = Bit is cleared
- **x** = Bit is unknown

#### Bit Descriptions:

- **Bit 15 (MSTRST):** Master Reset Status bit
  - 1 = Master is in Reset
  - 0 = Master is not in Reset

- **Bit 14:** Unimplemented: Read as ‘0’

- **Bits 13-12 (MSTPWR<1:0>):** Master Low-Power Operating Mode Status bits
  - 11 = Reserved
  - 10 = Master is in Sleep mode
  - 01 = Master is in Idle mode
  - 00 = Master is not in a Low-Power mode

- **Bit 9 (MTSIRQ):** Master Interrupted Slave bit
  - 1 = Master has issued an interrupt request to the Slave
  - 0 = Master has not issued a Slave interrupt request

- **Bit 8 (STMIACK):** Master Acknowledgment Status bit
  - 1 = If STMIACK = 1: Master Acknowledges Slave interrupt request, else protocol error
  - 0 = If STMIACK = 1: Master has not yet Acknowledged Slave interrupt request, else no Slave to Master interrupt request is pending

- **Bit 7-0:** Unimplemented: Read as ‘0’
Register 2-11: SI1MBXS: MSI1 Slave Mailbox Data Transfer Status Register

<table>
<thead>
<tr>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

bit 15 - bit 8

R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |

DTRDY<H:A>

bit 7 - bit 0

Legend:

HS = Hardware Settable bit
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown

bit 15-8 Unimplemented: Read as ‘0’

bit 7-0 DTRDY<H:A>: Data Ready Status bits

1 = Data transmitter has indicated that data is available to be read by data receiver in MSI1MBXnD (DTRDYx is automatically set by a data transmitter processor write to the assigned MSI1MBXnD). Meaning when configured as a:
- Transmitter: Data is written. Waiting for receiver to read.
- Receiver: New data is ready to read.

0 = No data is available to be read in receiver, MSI1MBXnD (or the handshake protocol logic block is disabled in the Configuration bits)

Register 2-12: SI1MBXnD: MSI1 Slave Mailbox n Data Register (Slave, n = 0 to 15)

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SI1MBXnD&lt;15:8&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

bit 15 - bit 8

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SI1MBXnD&lt;7:0&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

bit 7 - bit 0

Legend:

R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown

bit 15-0 SI1MBXnD<15:0>: MSI1 Slave Mailbox n Data bits

When Configuration bit, FMBXMx = 1 (programmed):
Mailbox Data Direction: Master read, Slave writes Master; SI1MBXnD<15:0> become R-0 (a Master write to SI1MBXnD<15:0> will have no effect).

When Configuration bit, FMBXMx = 0 (programmed):
Mailbox Data Direction: Master write, Slave reads Master; SI1MBXnD<15:0> become R/W-0.
Register 2-13: SI1FIFOCS: MSI1 Slave FIFO Status Register

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14-12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6-4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>R-0 U-0 U-0 U-0</td>
<td>R/C-0</td>
<td>R/C-0</td>
<td>R-0</td>
<td>R-1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SRFEN(1,2)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 15</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SWFEN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Legend:
C = Clearable bit
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown

bit 15  SRFEN: Slave Read (Master Write) FIFO Enable bit(1,2)
1 = Enables Slave Read FIFO (Master Write)
0 = Disables Slave Read FIFO (Master Write)

bit 14-12  Unimplemented: Read as ‘0’

bit 11  SRFOF: Slave Read (Master Write) FIFO Overflow bit(3)
1 = Slave Read FIFO overflow is detected
0 = No Slave Read FIFO overflow is detected

bit 10  SRFUF: Slave Read (Master Write) FIFO Underflow bit
1 = Slave Read (Master Write) FIFO underflow is detected
0 = No Slave Read (Master Write) FIFO underflow is detected

bit 9  SRFFULL: Slave Read (Master Write) FIFO Full Status bit(4)
1 = Slave Read (Master Write) FIFO is full; last write by Master to Slave Read FIFO (SRMWFDATA) was into the last free location
0 = Slave Read (Master Write) FIFO is not full

bit 8  SRFEMPTY: Slave Read (Master Write) FIFO Empty Status bit
1 = Slave Read (Master Write) FIFO is empty; last read by Slave from Read FIFO (SRMWFDATA) emptied the FIFO of all valid data or FIFO is disabled (and initialized to the empty state)
0 = Slave Read (Master Write) FIFO contains valid data not yet read by the Slave

bit 7  SWFEN: Slave Write (Master Read) FIFO Enable bit
1 = Enables Slave Write (Master Read) FIFO
0 = Disables Slave Write (Master Read) FIFO

bit 6-4  Unimplemented: Read as ‘0’

bit 3  SWFOF: Slave Write (Master Read) FIFO Overflow bit
1 = Slave Write (Master Read) FIFO overflow is detected
0 = No Slave Write (Master Read) FIFO overflow is detected

bit 2  SWFUF: Slave Write (Master Read) FIFO Underflow bit
1 = Slave Write (Master Read) FIFO underflow is detected
0 = No Slave Write (Master Read) FIFO underflow is detected

Note 1: SRFEN is a read-only bit that gets set when the Master enables its Write FIFO (WFEN (MSI1FIFOCS<15> = 1)). The bit will be cleared only when the Master clears the WFEN bit.

Note 2: SRFEN bit is set when the Master sets RFEN (MSI1FIFOCS<7>) = 1.

Note 3: Overflow bit is set when the buffer is full and the Master sends one more data without the Slave reading the SRMWFDATA register.

Note 4: SRFFULL bit is set when the Slave read buffer is full. It can be cleared when the Slave reads the buffer (using the SRMWFDATA register).
Register 2-13: SI1FIFOCS: MSI1 Slave FIFO Status Register (Continued)

bit 1  **SWFULL**: Slave Write FIFO (Master Read) Full Status bit

1 = Slave Write FIFO (Master Read) is full; last write by Slave to FIFO (SWMRFDATA) was into the last free location
0 = Slave Write (Master Read) FIFO is not full

bit 0  **SWFEMPTY**: Slave Write FIFO (Master Read) Empty Status bit

1 = Slave Write FIFO (Master Read) is empty; last read by Master from Read FIFO emptied the FIFO of all valid data or the FIFO is disabled (and initialized to the empty state)
0 = Slave Write FIFO (Master Read) contains valid data not yet read by the Master

**Note 1:** SRFEN is a read-only bit that gets set when the Master enables its Write FIFO (WFEN (MSI1FIFOC<15> = 1)). The bit will be cleared only when the Master clears the WFEN bit.

**2:** SRFEN bit is set when the Master sets RFEN (MSI1FIFOC<7>) = 1.

**3:** Overflow bit is set when the buffer is full and the Master sends one more data without the Slave reading the SRMWFDATA register.

**4:** SRFFULL bit is set when the Slave read buffer is full. It can be cleared when the Slave reads the buffer (using the SRMWFDATA register).
### MSI Module

#### Register 2-14: SWMRFDATA: Slave Write (Master Read) FIFO Data Register

<table>
<thead>
<tr>
<th></th>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
<th>W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>bit 15</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Legend:**

- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as ‘0’
- -n = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- x = Bit is unknown

bit 15-0  **SWMRFDATA<15:0>:** Write FIFO Data Out Register bits

#### Register 2-15: SRMWFDATA: Slave Read (Master Write) FIFO Data Register

<table>
<thead>
<tr>
<th></th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>bit 15</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Legend:**

- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as ‘0’
- -n = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- x = Bit is unknown

bit 15-0  **SRMWFDATA<15:0>:** Write FIFO Data Out Register bits
3.0 OVERVIEW

The Master Slave Interface (MSI) macro is the data gateway between the Master (main) processor and a Slave processor, and is primarily intended as a means to control the Slave processor and move data between the processors. The Master and Slave processors are expected to operate at significantly different clock speeds, so the MSI module also includes synchronization for data and signals that cross between clock domains. The macro consists of 16 independent, unidirectional mailbox-style data pipes. The data direction logic assignments are fuse-selectable.

Depending upon the mailbox direction, the data write and read processors could be either Master and Slave, or Slave and Master, respectively.

4.0 SLAVE PROCESSOR CONTROL

The MSI contains three control bits related to Slave processor control within the MSI1CON register.

4.1 Slave Enable (SLVEN) Control

When the device is powered for the first time, the Slave code is residing in the Master Flash. The user code in the Master will transfer the data from the Master to the Slave after the first power-up.

Figure 4-1: Slave PRAM Code Transfer Overview
The Slave has to be held in Reset when this transfer is happening; this is achieved by the MSI module. The SLVEN (MSI1CON<15>) control bit provides a means for the Master processor to enable or disable the Slave processor.

The Slave is disabled when SLVEN = 0. In this state:
- The Slave is held in the Reset state
- The Master has access to the Slave PRAM (to load it out of a device Reset)
- The Slave Reset Status bit, SLVRST (MSI1STAT<15>) = 1 (Master register)

The Slave is enabled when SLVEN = 1. In this state:
- The Slave Reset is released and it will start to execute code in whatever mode it is configured to operate
- The Master processor will no longer have access to the Slave PRAM (in Dual Panel mode, the Master will have access to the inactive PRAM)
- The Slave Reset Status bit, SLVRST (MSI1STAT<15>) = 0

The SLVRST bit status indicates when the Slave is in Reset. The associated interrupt only occurs when the Slave enters the Reset state after previously having not been in Reset. That is, no interrupt can be generated until the Slave is first enabled.

**Note:** The SLVEN bit may only be modified after satisfying the hardware write interlock, as described in Example 4-1.

The SLVEN bit is protected from unexpected writes through a software unlocking sequence that is based on the MSI1KEY register. Given the critical nature of the MSI control interface, the MSI macro unlock mechanism is independent from that of the Flash controller for added robustness.

Completing a predefined data write sequence to the MSI1KEY register will open a window. The SLVEN bit should be written on the first instruction that follows the unlock sequence. No other bits within the MSI1CON register are affected by the interlock. The MSI1KEY register is not a physical register. A read of the MSI1KEY register will read all '0's.

When the SLVEN bit lock is enabled (i.e., the bits are locked and cannot be modified), the instruction sequence shown in Example 4-1 must be executed to open the lock. The unlock sequence is a prerequisite to both setting and clearing the target control bit.

**Example 4-1: MSI Enable Operation**

```assembly
//Unlock Key to allow MSI Enable control
MOV.b  #0x55, W0
MOV.b  WREG, MSI1KEY
MOV.b  #0xAA, W0
MOV.b  WREG, MSI1KEY
// Enable MSI
BSET  MSI1CON, SLVEN
```

**Example 4-2: MSI Enable Operation in C Code**

```c
#include <libpic30.h>
_start_slave();
```
5.0  INTER-PROCESSOR INTERRUPT REQUEST AND ACKNOWLEDGE

The Master and Slave processors may interrupt each other directly. The Master may issue an interrupt request to the Slave by asserting the MTSIRQ (MSI1CON<9>) control bit. Similarly, the Slave may issue an interrupt request to the Master by asserting the STMIRQ (SI1CON<9>) control bit. The interrupts are Acknowledged through the use of the Interrupt Acknowledge bits, STMIACK (MSI1CON<8>) for the Master to Slave interrupt request, and MTSIACK (SI1CON<8>) for the Slave to Master interrupt request (Figure 5-1).

![Figure 5-1: Master and Slave Interrupts Overview](image)

6.0  TRANSFER MODE

Based on the method of data transfer between the Master and the Slave, the transfer can be classified into two major types:

1. Mailbox-based transfer.
2. FIFO-based transfer.

7.0  MAILBOX TRANSFER MODE

The mailbox consists of 16 independent, unidirectional Data registers. Up to eight of these registers may be selected to operate with independent data flow control logic that supports a hardware Ready/Acknowledge protocol, creating a mailbox-style data pipe. The eight protocol-based communication status bits are indicated in the register, MSI1MBXS. There are eight hardware protocols, which are named A through H.

**Note:** Both the data direction and data flow control logic assignments are selected by the FMBXM<15:0> Configuration bits and are assigned before the code execution.

Because the direction of each Data register is programmable, referencing the Master or Slave is not meaningful when discussing data transfer protocol. The terms, “transmitter” and “receiver”, are therefore, subsequently used to represent the data write and read processors, respectively. Depending upon the Data register direction, the data write and read processors could be either Master and Slave or Slave and Master, respectively.
### 7.1 Mailbox Data Pipes

Access to the Data registers within the mailbox is controlled using the data flow control protocol. Consequently, access to a mailbox-based data pipe is mutually exclusive (i.e., it cannot be accessed simultaneously by both processors). Each processor must complete its access prior to handing access control to the other. For example, if the Master has configured the MSI1MBX0D as a transmitter, the Slave will have to wait for the interrupt (command) so that it can receive from the SI1MBX0D register.

Furthermore, for mailboxes that consist of more than one Data register, the direction of all the Data registers within the mailbox does not have to be the same. The data flow control protocol is used to transfer access control between the Master and Slave, but only the Data register assigned to the protocol hardware must comply with the required data direction rules.

**Figure 7-1** shows an arrangement that supports 2 unidirectional buffers, a command word and a status word. A data flow control logic block is assigned to the last word accessed of each of the buffers (note that the buffer length is arbitrary within the limits of the number of mailboxes supported). A data flow control logic block is also assigned to the command word. However, access to the status word is controlled through software, so no data flow control logic block is required. The MSI1MBX9D mailbox is unused. For example, the interrupt for the specific protocol will not be generated until the protocol assigned register is read or written. As shown in **Figure 7-1**, after all the registers are written (MSI1MBX0D to MSIx7D), the Slave will not get a Protocol A interrupt until the Master writes the MSI1MBX8D register (Protocol A register).

**Figure 7-1: Mailbox Organization Example**

![Diagram](image)

**Note 1:** MSI1MBX8D should be assigned to Protocol A by fuse, FMBXHS1. MSI1MBX13D and MSI1MBX15D should be assigned to their respective protocol using the FMBXHSx Configuration fuse.

**Note:** Mailboxes should not be used without handshaking. Care should be taken that the receiving core should not be read while the transmitting core is transmitting.

### 7.2 Mailbox Data Registers

Each of the 16 MSI Mailbox Data registers, MSI1MBXnD/Sl1MBXnD (where 0 ≤ n ≤ 15) is identical, other than their data direction. The MSI macro contains eight data flow control protocol hardware blocks, each of which may be assigned to any Data register to form a mailbox. The status of these mailboxes is updated in the DTRDYx bits (MSI1MBXS<7:0>), where x can be A-H, representing the eight data flow protocols.
7.3 Mailbox Register Accessibility

All MSI1MBXnD Mailbox Data registers are unidirectional, such that the register contents are never read/write from both the Master and Slave ports. Each MSI1MBXnD register is either read/write from the Master (as transmitter) and read-only from the Slave (as receiver), or read/write from the Slave (as transmitter) and read-only from the Master (as receiver), depending upon the selected channel data direction. This is achieved using the MBXM<15:0> Configuration bits:

FMBXM MBXMn: Mailbox Data Register n Channel Direction Fuse bits (n = 0 to 15)

1 = Mailbox Register #n is configured for Master data read (Slave to Master data transfer – Slave transmitter)
0 = Mailbox Register #n is configured for Master data write (Master to Slave data transfer – Master transmitter)

7.3.1 DATA HANDSHAKE

An automated data flow control mechanism is supported to control the flow of data through the mailboxes. Each of the eight data flow handshake protocol hardware blocks controls 2 Data Ready Status bits (DTRDYx, where x is A, B, C, D, E, F, G or H), located in the MSI1MBXS and SI1MBXS registers. One flag is for the data transmitter and is located in the MSI1MBXS/SI1MBXS register on the transmit side of the interface. The other flag for the data receiver is located in the MSI1MBXS/SI1MBXS register on the receive side of the interface.

The data transmitter is always assumed to be the transfer initiator, so a hardware data request from the data receiver is not required. Should the application require a data request to initiate a transfer, it must be handled through software. The receiving processor software will have to indicate to the transmitting processor that data is required. This may be achieved, either through an interrupt, or through a mailbox-based software command protocol.

7.3.1.1 Enabling the Handshake Protocol Hardware Blocks

Each of the handshake protocol hardware blocks has a fuse enable associated with it. The fuse must be programmed in order to enable the corresponding handshake protocol hardware block. The FMBXHS1<3:0> Configuration bits correspond to Handshake Protocol Hardware Block A, the FMBXHS1<7:4> Configuration bits correspond to Handshake Protocol Hardware Block B, etc. (consult the device data sheet for fuse details).

FMBXHS1 MBXHSA<3:0>: Mailbox Handshake Protocol Block D Register Assignment bits

1111 = MSI1MBXD15 is assigned to Mailbox Handshake Protocol Block A
0001 = MSI1MBXD1 is assigned to Mailbox Handshake Protocol Block A
0000 = MSI1MBXD0 is assigned to Mailbox Handshake Protocol Block A

FMBXHS1 MBXHSB<3:0>: Mailbox Handshake Protocol Block B Register Assignment bits

1111 = MSI1MBXD15 is assigned to Mailbox Handshake Protocol Block B
0001 = MSI1MBXD1 is assigned to Mailbox Handshake Protocol Block B
0000 = MSI1MBXD0 is assigned to Mailbox Handshake Protocol Block B

FMBXHSx MBXHSn<3:0>, where n = A to H

(check the device data sheet for the correct equivalent configuration settings).
7.3.2 ASSIGNING THE HANDSHAKE PROTOCOL HARDWARE BLOCKS

Each of the eight protocol blocks is assigned to a specific MSI Mailbox Data register by eight, 4-bit fields within the FMBXHSx register (MBXHSn<3:0>):

1. The selected MSI Mailbox register is referred to as the Mailbox Protocol Data register.
2. Unassigned Mailbox registers are referred to as Mailbox Data registers.

A Protocol Data register may be a single mailbox, or one Mailbox register within a set of Mailbox registers, defined as a buffer through software. When mailboxes are defined as buffers, the last buffer access must be to the Protocol Data register. Similarly, when the receiving processor sees that data is ready and accesses the mailbox, the last buffer access must also be to the Protocol Data register. The user software (Master, as well Slave) has to decide how many mailboxes should be associated with each Protocol Data register. If MSI1MBX0D and MSI1MBX1D are selected as Mailbox Data registers associated with Protocol A (with MSI1MBX4D Mailbox Protocol Data Register A), the transmitter should make sure that the Mailbox Protocol Data register (MSI1MBX4D) is written last, after the operation on the Mailbox Data registers is done (MSI1MBX0D, MSI1MBX1D).

Similarly, when the receiver is receiving the data, the receiver should make sure that the Protocol Data register (MSI1MBX4D) is read last, after the operation on the Mailbox Data registers is complete (MSI1MBX0D, MSI1MBX1D).

7.4 Mailbox Data Transfer Using Interrupts

When neither processor is accessing the mailbox, the data flow control hardware is in the Idle state (DTRDYx (MSI1MBXS<7:0> = 0). The transmitting processor may now access the mailbox to start the data transfer data flow control.

The data flow control operates as described below, where the MSI1MBX0D-MSI1MBX4D registers are assigned to be the Mailbox Data registers and the MSI1MBX5D is the Mailbox Protocol Data register (A):

1. Transmitting processor:
   a) Write all but the last data word.
   b) DIN → MSI1MBX5D (last data write) 1 → DTRDYA Send a Ready to Read interrupt to receiver (automatic).
2. Receiving processor:
   Receive Ready to Read Interrupt 1
   a) Read/transmit all but the last data word (if a buffer), MSI1MBX0D-MSI1MBX4D.
   b) MSI1MBX5D → DOUT (last data read) 0 → DTRDYA (Automatic 2) Send a Ready to Write interrupt to transmitter (automatic).
3. Transmitting processor:
   Loopback to 1

In Figure 7-2, the MSI1MBX0D to MSI1MBX4D registers are configured for Master to Slave transmit using the MBXMn bits in the FMBXM Configuration register and MSI1MBX5D is configured for Protocol A using FMBXHS1<3:0> = 0101. Example 7-1 and Example 7-2 show code to allow a mailbox transfer between the Master and Slave.
After Step 3a, the data flow control is complete and the transmitting processor may exit or proceed to send more data (i.e., loopback to Step 1).

As noted above, a write to the MSI1MBX5D register by the Transmitter register will result in a receiver data flow control protocol interrupt (Ready to Read), from the corresponding mailbox of the receiver, by setting the MSIAIF interrupt and DTRDYA = 1.

Similarly, when the receiver reads the MSI1MBX5D register (after reading the Mailbox Data registers), the MSIAIF, as well as the DTRDYA bit of the transmitter, will get set.

**Note:** Interrupts associated with unused protocol hardware blocks should be disabled by the user in the interrupt controller.

---

**Figure 7-2: Mailbox Data Transfer Flow**

<table>
<thead>
<tr>
<th>Master Writes</th>
<th>Slave Receives</th>
<th>Slave Reads</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Master Registers</strong>&lt;sup&gt;(1)&lt;/sup&gt;</td>
<td><strong>Slave Registers</strong>&lt;sup&gt;(1)&lt;/sup&gt;</td>
<td><strong>Slave Registers</strong>&lt;sup&gt;(1)&lt;/sup&gt;</td>
</tr>
<tr>
<td>MSI1MBX0D&lt;sup&gt;(2)&lt;/sup&gt;</td>
<td>SI1MBX0D</td>
<td>SI1MBX0D</td>
</tr>
<tr>
<td>0xA1</td>
<td>0xA1</td>
<td>x</td>
</tr>
<tr>
<td>MSI1MBX1D</td>
<td>SI1MBX1D</td>
<td>SI1MBX1D</td>
</tr>
<tr>
<td>0xA2</td>
<td>0xA2</td>
<td>x</td>
</tr>
<tr>
<td>MSI1MBX2D</td>
<td>SI1MBX2D</td>
<td>SI1MBX2D</td>
</tr>
<tr>
<td>0xA3</td>
<td>0xA3</td>
<td>x</td>
</tr>
<tr>
<td>MSI1MBX3D</td>
<td>SI1MBX3D</td>
<td>SI1MBX3D</td>
</tr>
<tr>
<td>0xA4</td>
<td>0xA4</td>
<td>x</td>
</tr>
<tr>
<td>MSI1MBX4D</td>
<td>SI1MBX4D</td>
<td>SI1MBX4D</td>
</tr>
<tr>
<td>0xA5</td>
<td>0xA5</td>
<td>x</td>
</tr>
<tr>
<td>MSI1MBX5D</td>
<td>SI1MBX5S</td>
<td>SI1MBX5S</td>
</tr>
<tr>
<td>0x01</td>
<td>0x01</td>
<td>x</td>
</tr>
</tbody>
</table>

When Master Writes MSI1MBX5D, the Slave gets the MSIAIF interrupt

After reading SI1MBX0D to SI1MBX4D, the Slave will read the SI1MBX5D, which will generate the MSAIF for the Master and the loop can be repeated as needed to transfer data between the Master and Slave.

---

**Note 1:** Mailbox Data registers can be transmitters or receivers as assigned by the FMBXM Configuration bits. This example shows all the Mailbox Data registers as Transmit registers.

**Note 2:** Mailbox Protocol A Data register (as assigned by FMBXHS1<3:0> = 0101).
Example 7-1: Mailbox Transfer Using Protocol A Interrupt (To and From Data Transfer Between Master and Slave)

```c
#include "p33CH128RA508.h"
#pragma config MBXM0 = M2S    // (Master to Slave data transfer)
#pragma config MBXM1 = M2S    // (Master to Slave data transfer)
#pragma config MBXM2 = M2S    // (Master to Slave data transfer)
#pragma config MBXM3 = M2S    // (Master to Slave data transfer)
#pragma config MBXM4 = M2S    // (Master to Slave data transfer)
#pragma config MBXM5 = M2S    // (Master to Slave data transfer) Protocol A assigned to mailbox 5
#pragma config MBXM6 = S2M    // (Slave to Master data transfer)
#pragma config MBXM7 = S2M    // (Slave to Master data transfer)
#pragma config MBXM8 = S2M    // (Slave to Master data transfer)
#pragma config MBXM9 = S2M    // (Slave to Master data transfer)
#pragma config MBXM10 = S2M   // (Slave to Master data transfer)
#pragma config MBXM11 = S2M   // (Slave to Master data transfer)
#pragma config MBXM12 = S2M   // (Slave to Master data transfer)
#pragma config MBXM13 = S2M   // (Slave to Master data transfer)
#pragma config MBXM14 = S2M   // (Slave to Master data transfer)
#pragma config MBXM15 = S2M   // (Slave to Master data transfer)

// FMBXHS1
#pragma config MBXHSA = MBX5   // (MSIxMBXD5 assigned to mailbox handshake protocol block A)
#pragma config MBXHSB = MBX15  // (MSIxMBXD15 assigned to mailbox handshake protocol block B)
#pragma config MBXHSC = MBX15  // (MSIxMBXD15 assigned to mailbox handshake protocol block C)
#pragma config MBXHSDE = MBX15 // (MSIxMBXD15 assigned to mailbox handshake protocol block D)

// FMBXHS2
#pragma config MBXHSE = MBX15  // (MSIxMBXD15 assigned to mailbox handshake protocol block E)
#pragma config MBXHSF = MBX15  // (MSIxMBXD15 assigned to mailbox handshake protocol block F)
#pragma config MBXHSF = MBX15  // (MSIxMBXD15 assigned to mailbox handshake protocol block G)
#pragma config MBXHSH = MBX15  // (MSIxMBXD15 assigned to mailbox handshake protocol block H)

// FMBXHSEN
#pragma config HSAEN = ON      // (Mailbox data flow control handshake protocol block A enabled.)
#pragma config HSSEN = OFF     // (Mailbox data flow control handshake protocol block B enabled.)
#pragma config HSSEN = OFF     // (Mailbox data flow control handshake protocol block C enabled.)
#pragma config HSSEN = OFF     // (Mailbox data flow control handshake protocol block D enabled.)
#pragma config HSSEN = OFF     // (Mailbox data flow control handshake protocol block E enabled.)
#pragma config HSSEN = OFF     // (Mailbox data flow control handshake protocol block F enabled.)
#pragma config HSSEN = OFF     // (Mailbox data flow control handshake protocol block G enabled.)
#pragma config HSSEN = OFF     // (Mailbox data flow control handshake protocol block H enabled.)
```

Example 7-1: Mailbox Transfer Using Protocol A Interrupt (To and From Data Transfer Between Master and Slave) (Continued)

```c
unsigned int temp1, temp2, temp3, temp4, temp5, temp6, temp7, temp8, temp9, temp10, Flag;

int main()
{
    IEC8bits.MSIAIE=1; // enable interrupt for protocol A
    Flag=0;
    MSI1MBX0D=0xA0;
    MSI1MBX1D=0xA1;
    MSI1MBX2D=0xA2;
    MSI1MBX3D=0xA3;
    MSI1MBX4D=0xA4;
    Switch(); // waiting to start the to and fro transfer (writing to MSI1MBX5D will
    // initiate the transfer to the slave and set MSIAIF of slave)
    MSI1MBX5D=0xA5; // this will initiate transfer

    while(1)
    {
        while(Flag==0); // Wait till the slave responds by reading MSI1MBX5D (which will generate
        // the master MSIAIF interrupt)
        Flag=0; // this flag is set in the MSAIF interrupt vector
        MSI1MBX0D=0xA0;
        MSI1MBX1D=0xA1;
        MSI1MBX2D=0xA2;
        MSI1MBX3D=0xA3;
        MSI1MBX4D=0xA4;
        MSI1MBX5D=0xA5; // writing MSI1MBX5D will initiate transfer setting MSIAIF of the slave
    }
}

void __attribute__ ((interrupt, no_auto_psv)) _MSIAInterrupt(void)
{
    IFS8bits.MSIAIF=0;
    // Read the data from slave
    temp1=MSIMBX6D;
    temp2=MSIMBX7D;
    temp3=MSIMBX8D;
    temp4=MSIMBX9D;
    temp5=MSIMBX10D;
    temp6=MSIMBX11D;
    temp7=MSIMBX12D;
    temp8=MSIMBX13D;
    temp9=MSIMBX14D;
    temp10=MSIMBX15D;
    // set the flag for the next round of data transfer
    IFS8bits.MSIAIF=0;
    Flag=1;
}
```
Example 7-2: Mailbox Transfer Using Protocol A Interrupt (To and From Data Transfer Between Slave and Master)

```c
unsigned int temp1,temp2,temp3,temp4,temp5,temp6,temp7,temp8,temp9,temp10,Flag;
int main(void)
{
    IEC8bits.MSIAIE=1;
    Flag=0;
    while (1)
    {
        while(Flag==0); //Wait till master initiates the transfer by writing data in MSI1MBX5D
        Flag=0; //This flag is set in the MSIAIF interrupt
        SI1MBX6D=0x03; //load all the data that need to be transfered to Master SI1MBX6D to SI1MBX15D
        SI1MBX7D=0x04;
        SI1MBX8D=0x05;
        SI1MBX9D=0x06;
        SI1MBX10D=0x07;
        SI1MBX11D=0x08;
        SI1MBX12D=0x09;
        SI1MBX13D=0x0A;
        SI1MBX14D=0x0B;
        SI1MBX15D=0x0C;
        temp5=SI1MBX5D; // Reading the SI1MBX5D will generate MSIAIF interrupt for Master

    }
}

// MSAIF interrupt
void __attribute__ ((interrupt, no_auto_psv)) _MSIAInterrupt(void)
{
    // need to wait to read MSIMBX5D unless Master needs to be interrupted
    IFS8bits.MSIAIF=0;
    Flag=1;
}
```
7.5 Mailbox Data Transfer Using Software Polling

Although using interrupts is intended to be the primary method of managing the mailbox data flow control protocol, it is possible to also poll the status bits with software. In applications where the data sent through a mailbox is to be used within a periodic control process, software polling of the mailbox data flow control status flag could be the preferred approach. The transmitting and receiving processor polling software should test its respective DTRDYx flag in order to determine the state of the data flow control.

Transmitting processor:
- DTRDYx = 1: Not ready to send data (mailbox not yet read)
- DTRDYx = 0: Ready to send data (mailbox empty)

Receiving processor:
- DTRDYx = 1: Data available to read (but not yet read)
- DTRDYx = 0: Ready to receive data (mailbox empty or data stale)

7.6 Mailbox Data Register, Handshake Status Bits and Master/Slave Resets

The MSI1MBXnD registers are not subject to any device Reset other than POR/BOR, so data is therefore preserved should the receiver software be able use it. The assumption is that if a receiver read is already underway (i.e., interrupt triggered or DTRDYx polled and found to be set), it is preferable to return valid (if old) data instead of a Reset value.

However, all DTRDYx flow control bits (both Master and Slave) are subject to Master Resets. This is necessary to initialize the data flow protocol blocks upon Reset exit.

When the Master experiences a Reset, both the Master and Slave views of the Data Ready Status flags, DTRDYx (MSI1MBXS<7:0>), will be reset.

When MSRE (FSLV1DEVOPT<15>) = 0, the Slave Reset is decoupled from the Master, MSRE fuse = 0 (refer to Section 10.0 "Master/Slave Reset Interaction"), such that the Slave will continue to run in the event of a Master Reset should a Master (transmitter) write to the MSI1MBXnD register be immediately followed by a Master Reset, the Slave (receiver) side interrupt request will not occur.

When the Slave experiences a Reset, neither the Master nor Slave views of the Data Ready Status bits (DTRDYx) will be reset. Should a Slave (transmitter) write to the MSI1MBXnD register be immediately followed by a Slave Reset, the Master (receiver) side interrupt request will still occur as normal.

Resetting both the Master and Slave Data Ready Status (DTRDYx) bits with a Master Reset is also required to avoid a possible data collision condition. In the case of the Slave DTRDYx (MSI1MBXS<7:0>) flag, when the Master and Slave Resets are not coupled (Configuration fuse, MSRE = 0) and a Slave Reset will not disable the Slave (SSRE fuse = 0), a possible data collision condition could arise if the Slave DTRDYx flag were to be reset by a Slave Reset. If the Slave DTRDYx flag were to be reset on a Slave Reset, it could be possible for the Master to reset, resetting the Master view of the DTRDYx flag, but not that of the Slave. This would give the (still running) Slave the opportunity to service the Slave DTRDYx flag and read the corresponding mailbox, possibly while the Master is writing to it (assuming that it is empty because Master DTRDYx = 0.)
7.7 Use of Mailboxes for Temporary Storage

A read from the MSI1MBXnD register by the receiver will only generate a data flow control protocol interrupt (Ready to Write) if the receiver DTRDYx = 1. If the receiver DTRDYx = 0 (which will be the case after the initial read of new data from the mailbox), a subsequent read of the mailbox by the receiver will have no effect (other than to return the data contents of the target mailbox). This allows the mailbox to be used by the receiver for temporary storage of the last data value that moved through it.

However, after data is read from a mailbox, its contents must be considered to be stale and subject to change (at any time) by the transmitter. Consequently, in order to manage mailbox temporary storage successfully, it is assumed that there is a software data transfer protocol in place, such that the data receiver can prevent the data transmitter from arbitrarily overwriting the contents of the mailbox with new data. For example, if the receiver had to request data from the transmitter (via another mailbox or an interrupt), the transmitter will not overwrite the mailbox.

7.8 Transaction Data Size

As is the case for any SFR, the MSI1MBXnD registers are both byte or word-assessable. In order to support both byte and word-sized data transactions when using data buffers, either a Most Significant Byte (MSB) or word write of the Transmitter Protocol register will set the corresponding DTRDYx flag. Similarly, either an MSB or word read of the Receiver Protocol Data register (on the other side of the MSI) will set the corresponding DTRDYx flag.

7.9 Mailbox Data Transfer Using the DMA Controller

The Mailbox Data registers may be accessed on the Master or Slave side of the MSI using DMA if available on the device. The mailbox data flow control protocol will generate interrupts that are compatible with DMA operation, allowing data within individual Mailbox registers to be transferred without CPU intervention.

7.10 DMA Data Transfer Sequence

For the first DMA data value (or block) to be transferred, the assigned transmitter DMA channel may be triggered by software or by manually writing the first data value (or block of data) in software. When the DMA writes to a Mailbox Protocol Data register (last write in the case of a block transfer), the corresponding DTRDYx flag will be set. Setting the transmitter DTRDYx flag will generate a Ready to Read interrupt on the receiver side of the interface.

The receiver Ready to Read interrupt (initiated after the Mailbox Protocol Data register is written by the transmitter, setting DTRDYx = 1) will trigger the corresponding receiver DMA channel and cause it to read the target mailbox (or mailboxes in the case of a block transfer). In doing so, it will clear the corresponding DTRDYx flag. Clearing the receiver DTRDYx flag will generate a transmitter Ready to Write interrupt on the transmitter side of the interface. This will trigger the assigned transmitter DMA channel to write the next data value (or block of data) and auto-set the DTRDYx flag, starting the sequence again.
8.0 FIFO TRANSFER MODE

8.1 FIFO Data Channels

The MSI contains a 2-channel FIFO; the FIFOs are used to coordinate data queues between the Master and Slave processors. Provided the FIFO does not become empty (or encounters an error condition), the Master and Slave may access it concurrently. A FIFO may therefore, offer a better throughput than a mailbox-based data pipe, which must be loaded by one processor before being read by the other.

Each FIFO channel data flow is unidirectional to simplify the design and operation; one channel is a dedicated read data channel, the other a dedicated write data channel. In the following sections, the data transmitter is the processor that writes data into a FIFO. Conversely, the data receiver is the processor that reads data from a FIFO.

8.1.1 FIFO ENABLE

The FIFO will be disabled when the corresponding Write FIFO Enable bit is cleared (WFEN (MSI1FIFOCS<15>) for the Master Write FIFO and RFEN (MSI1FIFOCS<7>) for the Read FIFO). The FIFO enable control bits are cleared during a device Reset.

The Master is ultimately responsible for initializing and enabling the Slave, and associated mailboxes using the Configuration bits, so the Master is also responsible for engaging (or not) the MSI FIFOs, irrespective of data flow direction.

Under normal operating conditions, the FIFOs will remain enabled. However, in the event of a FIFO error, or if the Slave processor has reset (or has stopped responding and needs to be reset), the WFEN (MSI1FIFOCS<15>) and RFEN (MSI1FIFOCS<7>) control bits can be used to flush and re-initialize the FIFOs as necessary.

When disabled, the FIFO contents are wiped (reset to logic ‘0’) and the Address Pointers are initialized to the FIFO empty state, where both Address Pointers are set equal to each other (in this case, all ‘0’s). The Write FIFO Empty Status bit (MSI1FIFOCS<8>) is also set for the Write FIFO, and the RFEMPTY (MSI1FIFOCS<0>) is set for the Read FIFO.

After the FIFO is enabled, the Empty Status bit will remain set until such time that the first data value is written into the FIFO.

The FIFO Empty Status flags are set to ‘1’ in the event of a Master Reset or whenever the FIFOs are disabled. However, FIFO empty interrupts are disabled whenever the FIFO is disabled. A FIFO empty interrupt will therefore, never be pending upon Reset exit or when a FIFO is disabled. When disabled, the FIFO Underflow and Overflow flags are cleared.

**Note:** FIFO underflow is detected on the FIFO read side of the interface. This status must be synchronized to the write side clock before it can be observed by the FIFO write side of the interface. Consequently, on the write side of the interface, the underflow status will be delayed from when the FIFO is actually detected as underflowed.

A further implication of this delay is that, when the user disables the Write FIFO, they must wait for the underflow status to propagate before re-enabling the FIFO. This is because the FIFOs can only be disabled from the Master side of the interface. Therefore, the WFEN signal must propagate to the Slave side to clear the WFUF flag and then the WFUF state must propagate back to the Master side before it is seen to be cleared.
8.2 FIFO Data Register Accessibility

Data to be passed from the Master to the Slave processor is written by the Master processor into the Master Write FIFO Data register (MWSRFDATA<15:0>). The Slave can then read the data from the Slave Read FIFO Data register (SRMWFDATA<15:0>).

Data to be passed from the Slave to the Master processor is written by the Slave processor into the Slave Write FIFO Data register, SWMRFDATA<15:0>. The Master can then read the data from the Master Read FIFO Data register (MRSWFDATA). Because each data register access modifies the data channel FIFO Address Pointers, data is to be written and read as a single entity (i.e., a word or byte).

The Write FIFO Data registers (Master MWSRFDATA<15:0> and Slave SWMRFDATA<15:0>) are write-only registers. Reading these registers will return all '0's and not affect the FIFO Address Pointers. The Read FIFO Data registers (Master MRSWFDATA<15:0> and Slave SRMWFDATA<15:0>) are read-only. Writes to these registers will have no effect.

Note: Read-Modify-Write operations should not be executed on the MWSRFDATA/MRSWFDATA or SRMWFDATA/SMRWFDATA registers.

8.2.1 FIFO DATA SIZE

As is the case for any SFR, the FIFO Data registers are both byte or word-assessable. In order to support both byte and word-sized data sizes when writing into the FIFOs, either an MSB or word write of the Write FIFO Data register will modify the data channel FIFO Write Address Pointer. Similarly, either an MSB or word read of the Read FIFO Data register will modify the data channel FIFO Read Address Pointer.

When using FIFOs for byte-sized data transfers, the FIFO Data register Least Significant Byte (LSB) must be accessed prior to the MSB.

8.2.2 FIFO SIZE AND ADDRESSING

The FIFOs operate as circular buffers, each using a Write and Read Address Pointer to determine the next write and read address, respectively. The Address Pointers are both modified after their respective operation completes. Consequently, after each write operation, the Write Address Pointer will point to the next free location within the FIFO, and prior to each read operation, the Read Address Pointer will point to the next data location to read.

Note: The FIFO for the dsPIC33CH families is 32 words deep. For the FIFO size for the specific device, please refer to the device data sheet. The FIFO Address Pointers are not externally controllable or observable by the user (other than being able to reset them (FIFO flush) by disabling the FIFO).

When the Read and Write Address Pointer are equal in value, the circular buffer is deemed to be empty, and the FIFO Empty Status bit is set (WFEMPTY (MSI1FIFOCS<8>) for the Write FIFO and RFEMPTY (MSI1FIFOCS<0>) for the Read FIFO). This will also generate a data request interrupt (MSIWFEIF (IFS8<11>)) to the data transmitter processor on the write side of the interface.

8.2.3 WRITING TO A FIFO DATA CHANNEL

Data is written to the next free location within a FIFO when the data transmitter writes to the Write FIFO Data register (MWSRFDATA/SWMRFDATA for the Write FIFO and MRSWFDATA/SRMWFDATA for the Read FIFO).

When the addressed FIFO location is loaded, the Write Address Pointer is adjusted to point to the next free location within the circular buffer. If there are no remaining free locations, the Write FIFO Full Status bit (WFFULL (MSI1FIFOCS<9>) is set for the Write FIFO and RFFULL (MSI1FIFOCS<1>) for the Read FIFO).

Note: The application must test the status of the FIFO Empty Status flag prior to reading data from the FIFO. Reading data from an empty FIFO Data register will result in a data underflow.
8.2.4 FIFO INTERRUPTS
The FIFO Empty Status bits are used to generate interrupts to both the Master and Slave processors. These interrupts are intended to be used as part of the data transfer protocol. However, if not required by the application, they may be disabled within the interrupt controller (MSIxE bits). Table 8-1 shows the interrupts associated with the FIFO.

<table>
<thead>
<tr>
<th>Core</th>
<th>Interrupt</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Master</td>
<td>MSIFLTIF</td>
<td>Master Read or Write FIFO Fault Interrupt for Overflow or Underflow</td>
</tr>
<tr>
<td>Slave</td>
<td>MSIFLTIF</td>
<td>Slave Read or Write FIFO Fault Interrupt for Overflow or Underflow</td>
</tr>
<tr>
<td>Master</td>
<td>MSIWFEIF</td>
<td>Master Write FIFO Empty Interrupt</td>
</tr>
<tr>
<td>Slave</td>
<td>MSIWFEIF</td>
<td>Slave Write FIFO Empty Interrupt</td>
</tr>
<tr>
<td>Master</td>
<td>MSIDTIF</td>
<td>Master FIFO Data Ready Interrupt</td>
</tr>
<tr>
<td>Slave</td>
<td>MSIDTIF</td>
<td>Slave FIFO Data Ready Interrupt</td>
</tr>
</tbody>
</table>

8.2.5 FIFO EMPTY INTERRUPT (MSIWFEIF)
When a FIFO is deemed to be empty, the FIFO Empty Status flag is set and a FIFO empty interrupt is generated for the data transmitter processor. The interrupt is generated on the logic ‘0’ to logic ‘1’ transition of the FIFO Empty Status flag (WFEMPTY (MSI1FIFOCS<8>) for the Write FIFO and RFEMPTY (MSI1FIFOCS<0>) for the Read FIFO). Writing data to the FIFO will clear the FIFO Empty Status flag and send a data valid interrupt to the receiver.

The FIFO Empty Status flags are set to logic ‘1’ in the event of a Master Reset or whenever the FIFOs are disabled. However, FIFO empty interrupts are disabled whenever the FIFO is disabled. Therefore, a FIFO empty interrupt will never be pending upon Reset exit or when a FIFO is disabled.

8.2.6 FIFO DATA VALID (READY) INTERRUPT (MSIDTIF)
When data is written into a previously empty FIFO, the FIFO Empty Status flag is cleared and a FIFO data valid interrupt is generated for the data receiver processor. The interrupt is generated based on various thresholds of data availability in the FIFO.

There are 4 ways the interrupt logic can function. The logic is determined by the RFITSEL<1:0> bits (MSI1CON<11:10> for Master and SI1CON<11:10> for Slave).

The interrupt can occur after a Master write to FIFO or a Slave write to FIFO and data is ready in the FIFO with the following conditions:
1. Interrupt when 1st FIFO data is ready.
2. Interrupt when FIFO is 50% full.
3. Interrupt when FIFO is 75% full.
4. Interrupt when FIFO is 100% full.

8.2.7 FIFO OVERFLOW AND UNDERFLOW STATUS AND INTERRUPTS
In the event that a data transmitter writes data to the FIFO after the FIFO Full Status bit is set (WFFULL (MSI1FIFOCS<9>) for the Write FIFO and RFFULL (MSI1FIFOCS<1>) for the Read FIFO), the FIFO occupancy logic will detect an overflow condition and set the FIFO Overflow flag (WFOF (MSI1FIFOCS<11>) for the Write FIFO and RFOF (MSI1FIFOCS<3>) for the Read FIFO). Note that the data write will be ignored, and the FIFO Write Pointer will not be modified, preserving the contents of the FIFO.

Similarly, in the event that a data receiver attempts to read data from the FIFO after the FIFO Empty Status bit is set, the FIFO occupancy logic will detect an underflow condition and set the FIFO Underflow flag (WFUF (MSI1FIFOCS<10>) for the Write FIFO and RFUF (MSI1FIFOCS<2>) for the Read FIFO). The FIFO Read Pointer will not be adjusted prior to the read (as would be typical), resulting in a re-read of the most recently read FIFO address.
The FIFOs may be used in a variety of ways, some of which are described below. Data may be requested or pushed to a processor. The data Acknowledge may be implied directly (using the FIFO Empty Status bit state or processor interrupt).

### Example 8-1: Master to Slave Write

```c
#include "p3CH128RA508.h"
unsigned char Count;
int main()
{
    MSI1FIFOCBs.WFEN=1;
    Count=1;
    while(Count<=32 //buffer size of 32
    {
        MWSRFDATA = Count; //Master write to FIFO
        Count++;
    }
    while(1);
}
```

### Example of the Slave project to Read the data written by the Master

```c
#include "p3CH128RA508S1.h"
unsigned int SRdata[32];
unsigned char Count;
int main(void) {
    while(SI1FIFOCBs.SRFFULL==0); // Wait till the 32 but buffer is full
    Count=32;
    while(Count!=0)
    {
        SRdata[Count]=SRMWFDATA;
        Count--;
    }
    while(1);
}
```
Example 8-2: Slave to Master Write

Example of the Slave project to Write data to Master (Master enables the Slave write bit)

```c
#include "p33CH128RA508S1.h"

unsigned char Count;

int main(void)
{
    while(SI1FIFOCSbits.SWFEN==0); // wait till Master enables the Masters Read FIFO
    Count=1;
    while(Count<=32) // Fill till the buffer is full
    {
        SWMRFDATA=Count;
        Count++;
    }
    while(1);
}
```

Example of the Master project to read the data written by slave

```c
#include "p33CH128RA508.h"

unsigned char Count;
unsigned int MRdata[32];

int main()
{
    MSI1FIFOCSbits.RFEN=1; // enable the read (Slave SWFEN)
    while(MSI1FIFOCSbits.RFFULL==0); // wait till the read buffer is full
    Count=32;
    while(Count!=0)
    {
        MRdata[Count]=MRSWFDATA;
        Count--;
    }
    while(1);
}
```
Figure 8-1: FIFO Block Diagram

Master Side

Write Control

Write Occupancy Logic

Write FIFO

Write FIFO Empty Interrupt

Write FIFO Data Valid Interrupt

FIFO Fault Interrupt

Read FIFO Data Valid Interrupt

Read FIFO Empty Interrupt

Read FIFO Fault Interrupt

Read Occupancy Logic

Read Control

Read FIFO Memory

Slave Side

Read Control

Write Control

Read Occupancy Logic

Write FIFO

Read Address

Write Address

Read Address

Write Address

Write FIFO Memory

Read FIFO Memory

MRSWF DATA<15:0>

SRMWF DATA<15:0>

DIN DOUT

DOUT DIN

wr_addr rd_addr

w_addr r_addr

SRWFDATA<15:0>

MWSRF DATA<15:0>
8.2.8 USING A FIFO WITH DMA

The MSI FIFOs can be used with the DMA module. For FIFO write operations using the DMA, the FIFO empty interrupt is used to trigger the corresponding data write DMA channel. This interrupt will be asserted once when the FIFO becomes empty. The DMA channel can then transfer the next block of data into the FIFO. The block can be of any size, up to the capacity of the FIFO.

For FIFO read operations using the DMA, the FIFO data valid interrupt is used to trigger the corresponding data read DMA channel. This interrupt will be asserted whenever the FIFO is no longer empty and will remain asserted until the FIFO becomes empty. This will allow the DMA channel to be retriggered, and continues moving data until such time that all data has been moved (FIFO empty), or the DMA deems that the transfer is complete. Whenever the data read DMA channel empties the FIFO, the FIFO empty interrupt will be asserted and cause the data write DMA channel to reload the FIFO as described above.

8.2.9 USING THE FIFO ERROR INTERRUPTS

The MSI FIFOs will generate a FIFO error interrupt to both the Master and Slave processors in the event of a FIFO overflow or underflow condition.

The data transmitter processor is responsible for correcting (write related) overflow errors. At some point, after detecting the error and prior to using the FIFO again, the corresponding (sticky) overflow status bit must be cleared. In addition, a data transmitter processor can also observe the state of the FIFO underflow error. Although the data transmitter cannot correct a read underflow, it can stop sending data into the FIFO while the error persists and/or interrogates the data receiver processor.

Similarly, the data receiver processor is responsible for correcting (read related) underflow errors. At some point, after detecting the error and prior to using the FIFO again, the corresponding (sticky) underflow status bit must be cleared. In addition, a data receiver processor can also observe the state of the FIFO overflow error. Although the data receiver cannot correct a write overflow, it can stop reading data from the FIFO while the error persists and/or interrogates the data transmitter processor.

8.2.10 FIFO CHANNEL LATENCY

There will be a delay between when the data was written and when it becomes available to be received. This is referred to as the FIFO channel latency. The synchronization delay is 3 destination clocks. Therefore, for signals/data moving from the transmitter to the receiver, the delay would be 3 receiver clocks. Similarly, for signals/data moving from the receiver to the transmitter, the delay would be 3 transmitter clocks.

Time taken to write will be:
1. FIFO write cycle (1 transmitter clock).
2. 3 sync cycles (3 receiver clocks).

8.2.11 SLAVE RESET TO THE FIFOs

Because both the Read and Write FIFOs are controlled from the Master side of the interface, the Master must be made aware of the Slave Reset in order to restart the FIFO channel(s). Consequently, unless a mailbox-based protocol is in place to communicate to the Master that the Slave has just been reset, the Master processor should monitor the Slave Reset Status bit, SLVRST (MSI1STAT<15>), or enable the Slave Reset Event Interrupt Enable bit, SRSTIE (MSI1CON<7> = 1), and restart the enabled FIFO if a Slave Reset is detected.
9.0 INTER-PROCESSOR INTERRUPTS

The Master and Slave processors may interrupt each other directly. The Master may issue an interrupt request to the Slave by asserting the MTSIRQ control bit (MS1CON<9>). Similarly, the Slave may issue an interrupt request to the Master by asserting the STMIRQ control bit (SI1CON<9>) control bit.

The interrupts are Acknowledged through the use of the interrupt Acknowledge control bits (MTSIACK (MSI1CON<8>) for the Master to Slave interrupt request and STMIACK (SI1CON<8>) for the Slave to Master interrupt request).

All Master/Slave interrupt control/status bits are readable by either processor. The interrupt request bits are read/write by the requesting processor and the interrupt Acknowledge bits are read/write by the interrupted processor through the MSI1CON control register. The interrupt request bits are read-only by the interrupted processor and the interrupt Acknowledge bits are read-only by the requesting processor through the MSI1STAT status register.

9.1 Master to Slave Interrupt Protocol

When the Master asserts the MTSIRQ bit, it is synchronized with the Slave clock to become a Slave interrupt. Once the Master sets the MTSIRQ bit (MS1CON<9>), the Slave will get an interrupt with the MSIMIF bit getting set in the IFSx register. From the Slave perspective, the interrupt will set a read-only status bit (SI1STAT<9>). The Slave must Acknowledge the interrupt by setting the STMIACK bit at some point within the handler when servicing the interrupt.

After synchronization into the Master clock domain, the Master will observe that MTSIACK (MSI1STAT<8>) = 1 and then clear (its view of) the MTSIRQ bit, rescinding the request. The handshake is completed by the Slave when it observes that STMIIRQ> = 0. At that point, the Slave clears STMIACK to rescind the Acknowledge and the interrupt handler may then exit.

Example 9-1: Master to Slave Interrupt Protocol

```c
while(1)
{
    MSI1CONbits.MSTIRQ=1; // Interrupt to slave
    while(MSI1STATbits.MTSIACK==0); // wait till slave acknowledges
    MSI1CONbits.MSTIRQ=0; // clear the interrupt to repeat the next
    while(MSI1STATbits.MTSIACK==1); // wait till slave clears the acknowledge
}
```

```c
while(1)
{
    while(IFS8bits.MSIMIF==0); // wait for the interrupt
    IFS8bits.MSIMIF=0;
    SI1CONbits.MTSIACK=1; // Acknowledge the master interrupt
    while(SI1STATbits.MTSIRQ==1); // wait till master clears the interrupt request
    SI1CONbits.MTSIACK=0;
}
```

Note: The user must clear MTSIRQ in order to be able to generate another interrupt. That is, writing a logic ‘1’ to the MTSIRQ bit when it is already set, will not generate another interrupt pulse.

The Master should (but is not required to) wait for the Slave to rescind STMIACK, prior to asserting MTSIRQ again (to generate another interrupt, assuming MTSIRQ has been cleared beforehand). When using the handshake described above, failure to wait for the Slave to rescind STMIACK will just leave the new interrupt pending until the current one has exited.
9.2 Slave to Master Interrupt Protocol

When the Slave asserts the STMIRQ bit, it is synchronized with the Master clock to become a Master Interrupt (MSISxIF). Once the Slave sets the STMIRQ bit (SI1CON<9>), the Master will get an interrupt with the MSISxIF bit getting set in the IFSx register. From the Master perspective, the interrupt will set a read-only status bit (MSI1STAT<9>). The Master must Acknowledge the interrupt by setting the MTSIACK bit at the end of the handler when servicing of the interrupt is complete.

After synchronization into the Slave clock domain, the Slave will observe that STMIACK (SI1STAT<8>) = 1 and then clear (its view of) the STMIRQ (SI1CON<9>) bit, rescinding the request. The handshake is completed by the Master when it observes that STMIRQ (MSI1STAT<9>) = 0. At that point, the Master clears STMIACK (MSI1CON<8>) to rescind the Acknowledge and the interrupt handler may then exit.

Example 9-2: Slave to Master Interrupt Protocol

```
while(1)
{
    while(IFS8bits.MSIS1IF==0); // wait for the Slave interrupt
    IFS8bits.MSIS1IF=0;
    MSI1CONbits.STMIACK=1; // ACK the slave
    while(MSI1STATbits.STMIRQ==1); // wait till the slave clears the Interrupt request
    MSI1CONbits.STMIACK=0;
}
```

```
while(1)
{
    SI1CONbits.STMIRQ=1; // Interrupt the Master
    while(SI1STATbits.STMIACK==0) // Wait for ACK from the Master
        SI1CONbits.STMIRQ=0; // Clear the interrupt request
    while(SI1STATbits.STMIACK==1) // wait till Master clears the acknowledge
}
```
10.0 MASTER/SLAVE RESET INTERACTION

When operating in any mode, the user may choose how the remaining Run-Time Resets (defined as any Reset that is not a POR, BOR, MCLR, or in Dual Debug mode, SMCLR Reset) from the Master and Slave will affect the SLVEN (MSI1CON<15>) control bit, based on the state of 2 fuses: Master Slave Reset Enable bit (MSRE, FSLV1DEVOPT<15>) and Slave Reset Enable bit (SSRE, FSLV1DEVOPT<14>).

The SLVEN bit is essentially a Slave Reset control, so these fuses may be used to effectively couple or decouple the Master and Slave Run-Time Resets (MSRE), and additionally determine whether the Slave continues operation or disables itself in the event of a Slave Run-Time Reset (SSRE). The default state (when both MSRE and SSRE are unprogrammed) is to allow both Master and Slave Resets to reset SLVEN and disable the Slave.

**Note:** When MSRE = 1, any Master Reset will reset the Slave (Op Code Reset, Watchdog Timer Time-out Reset, Trap Reset, Illegal Instruction Reset). When MSRE = 0, the Slave can run independently without a Reset when the Master encounters a Reset. The SSRE bit determines if the SLVEN bit is disabled during a Slave Reset. If SSRE = 1, the Slave generated Resets will reset the Slave Reset Enable bit. If SSRE = 0, the Slave generated Resets will not reset the Slave Reset Enable bit in the MSI module.

10.1 Slave Reset Coupling Control

In all operating modes, the user may couple or decouple the Master Run-Time Resets to the Slave Reset by using the Master Slave Reset Enable (MSRE) fuse. The Resets are effectively coupled by directing the selected Reset source to the SLVEN bit Reset.

In all operating modes, the user may also choose whether the SLVEN bit is reset or not in the event of a Slave Run-Time Reset by using the Slave Reset Enable (SSRE) fuse.

A user may choose to reset SLVEN in the event of a Slave Reset because that event could be an indicator of a problem with Slave execution. The Slave would be placed in Reset and the Master alerted (via the Slave Reset event interrupt) to attempt to rectify the problem. The Master must re-enable the Slave by setting the SLVEN bit again.

Alternatively, the user may choose to not halt the Slave in the event of a Slave Reset, and just allow it to restart execution after a Reset and continue operation as soon as possible. The Slave Reset event interrupt would still occur, but could be ignored by the Master.
Table 10-1: Application Mode SLVEN Reset Control Truth Table

<table>
<thead>
<tr>
<th>MSRE</th>
<th>SSRE</th>
<th>SLVEN Bit Reset Source</th>
<th>Application Effect</th>
</tr>
</thead>
</table>
| 0    | 0    | POR/BOR/MCLR           | • Slave is reset and disabled in the event of a POR, BOR or MCLR Reset. Master must re-enable Slave.  
• Slave Run-Time Resets will not disable Slave. Slave will reset and continue execution (and may optionally interrupt Master). |
| 1    | 0    | Master Resets\(^\text{1}\) | • Slave is reset and disabled in the event of any Master Reset. Master must re-enable Slave.  
• Slave Run-Time Resets will not disable Slave. Slave will reset and continue execution (and may optionally interrupt Master). |
| 0    | 1    | Slave Resets\(^\text{2}\) | • Slave is reset and disabled in the event of any Slave Run-Time Reset (and may optionally interrupt Master). Master must re-enable Slave to execute the Slave code.  
• Master Run-Time Resets will not affect Slave operation. |
| 1    | 1    | Master Resets\(^\text{1}\)  
Slave Resets\(^\text{2}\) | • Slave is reset and disabled in the event of Slave Run-Time Reset or Master Reset. Master must re-enable Slave. This represents the default state (MSRE and SSRE are unprogrammed). |

Note 1: Master Resets include any Master Reset, such as POR/BOR/MCLR Resets.  
2: Slave Resets include any Slave Reset, plus POR/BOR/MCLR Resets (in Application mode).
11.0 INTER-PROCESSOR OPERATING MODE STATUS

The application operating mode status of all processors is made available through the MSI1STAT register. Each Slave can observe the operating status of the Master and the Master can observe the operating status of each Slave. A Slave processor cannot directly view the operating state of any other Slave processor.

11.1 Slave Processor Reset Status (for Master)

The state of the Slave processor Reset is available to the Master processor by observing the state of the Master view of the SLVRST bit. The bit will remain set until the Slave exits the Reset state. When the Slave is disabled (SLVEN> = 0), it is held in the Reset state, so SLVRST will be set.

This bit is not mapped into the Slave side of the interface and is R-0 from the Master side. A device POR, BOR or MCLR Reset will always reset both the Master and Slave, and therefore, the SLVRST bit. The bit otherwise represents the state of the Slave Reset. Consequently, if the Slave is also reset by the Master Reset (or was already in Reset), or the Slave is disabled (SLVEN = 0) either as the result of the Master Reset or prior to it, the SLVRST bit will appear to be reset to logic '1'. If the Slave is already enabled (SLVEN = 1), it is unaffected by the Master Reset and the SLVRST bit will be reset to logic '0'.

When the Master wishes to take action whenever the Slave resets, the SLVRST bit may be used to generate a 'Slave Reset Event' interrupt. For this interrupt to work, the SRSTIE (MSI1CON<7>) bit should be set. When enabled, a Slave Reset event interrupt will be generated for the Master upon the leading edge (only) of any Slave Run-Time Reset event (i.e., not POR/BOR or MCLR) that occurs.

**Note:** The associated 'Slave Reset Event' interrupt flag in the Master interrupt controller must be cleared by the Interrupt Service Routine (ISR) prior to returning to avoid re-entry. To avoid an unwanted 'Slave Reset Event' interrupt when intentionally disabling the Slave, the user must clear the Slave Reset Event Interrupt Enable bit (SRSTIE (MSI1CON<7>) = 0) prior to disabling the Slave (SLVEN = 0).

The SLVRST bit is intended to provide a means for the Master to check if the Slave is able to respond prior to attempting to communicate with it. As such, it remains asserted throughout the Slave Reset event and cannot be cleared by the Master. However, it is also an interrupt event source, but only when SLVRST transitions from a '0' to a '1'. No subsequent interrupts will occur if it remains asserted or when it is cleared (i.e., when the Slave Reset state is exited).

In the event that SLVRST = 1, the Master may:

- Wait for SLVRST = 0 within the ISR
- Log the event and return to application operation while periodically checking the state of the SLVRST status bit
- Re-initialize the Slave by disabling it (SLVEN = 0) and reloading the Slave PRAM prior to re-enabling it

11.1.1 SLVRST WHEN MASTER IS IN SLEEP MODE

Should the Master be in Sleep mode and a Slave Reset event sets SLVRST = 1, the resulting ‘Slave Reset Event’ interrupt will be able to wake-up the Master.
11.2 Master Processor Reset Status (for Slave)

The state of the Master processor Reset is available to the Slave processor by observing the state of the Slave view of the MSTRST (SI1STAT<15>) bit. The bit will remain set until the Master exits the Reset state.

This bit is not mapped into the Master side of the interface and is R-0 from the Slave side. It will always read as ‘0’ unless the MSRE fuse = 0 (because the Slave will also be reset whenever the Master is reset when MSRE = 1). A device POR or BOR Reset will always reset both the Slave, and therefore, the MSTRST bit. The bit otherwise represents the state of the Master Reset (i.e., when MSRE = 0).

When the Slave wishes to take action whenever the Master resets, the MSTRST bit may be used to generate a ‘Master Reset Event’ interrupt. This interrupt is subject to being enabled by setting STMIRO (SI1CON<9> = 1). When enabled, a ‘Master Reset Event’ interrupt will be generated for the Slave upon the leading edge of any Master Run-Time Reset (i.e., not POR/BOR/MCLR) event that occurs. The interrupt will set the associated interrupt flag in the Master interrupt controller macro.

Note: The ‘Master Reset Event’ interrupt is edge-sensitive, occurring only when the Master enters the Reset state when the interrupt enable bit is set. However, the associated ‘Master Reset Event’ interrupt flag in the Slave interrupt controller must be cleared by the ISR prior to return to avoid re-entry.

11.2.1 MSTRST USAGE EXAMPLE

The MSTRST bit is intended to provide a means for the Slave (when independently reset because the MSRE fuse = 0) to check if the Master is able to respond prior to attempting to communicate with it. As such, it remains asserted throughout the Master Reset event and cannot be cleared by the Slave. However, it is also an interrupt event source, but only when MSTRST transitions from a ‘0’ to a ‘1’. No subsequent interrupts will occur if it remains asserted or when it is cleared (i.e., when the Master Reset state is exited).

In the event that MSTRST = 1, the Slave may:

• Log the event and return to application operation while periodically checking the state of the MSTRST status bit
• Wait for MSTRST = 0 within the ISR (effectively placing the entire device in a Halted state)
• Restart (in case it is misreading the status due to a temporary Fault condition)
• Validate PRAM contents (e.g., checksum) and halt or restart as a result

If the user requires knowledge of past Slave Reset events, this could be garnered by using the associated ISR code to log the events.

11.2.2 MSTRST WHEN SLAVE IS IN SLEEP MODE

If the MSRE (Master Slave Reset Enable) fuse is programmed (to logic ‘0’), the Master and Slave Resets are decoupled. Should this be the case, and the Slave is in Sleep mode, a Master Reset event will set MSTRST = 1 and the resulting ‘Master Reset Event’ interrupt will be able to wake-up the Slave. If MSRE = 1, Master and Slave Resets are coupled so a Master Reset will also reset the Slave (and exit Sleep mode).
11.3 System Watchdog Timer Status

The state of the Slave processor Watchdog Timer (WDT) Reset is available to the Master processor by observing the state of the Master view of the SLVWDRST (MSI1STAT<14>) bit. If the WDT has timed out and forced a Slave Reset, this bit will be set; it will remain set until cleared by the Master. This bit is not mapped into the Slave side of the interface and is R/C (Read or Clear only) from the Master side.

The SLVWDRST bit is reset (together with the rest of the Slave) when the Master Reset is asserted. Consequently, a Master WDT Reset status (for the Slave) is not meaningful.

**Note:** SLVWDRST is not affected should the Slave be disabled (SLVEN = 0).

11.3.1 LOW-POWER OPERATING MODE STATUS

The Slave processor Low-Power Operating mode status is indicated by the SLVPWR<1:0> (MSI1STAT<13:12>) bits. These bits are not visible from the Slave side of the interface and are read-only from the Master side. Similarly, the Master processor Low-Power Operating mode status is indicated by the MSTPWR<1:0> (SI1STAT<13:12>) bits. These bits are not mapped into the Master side of the interface and are read-only from the Slave side.
12.0 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33/PIC24 device families, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Master Slave Interface (MSI) module are:

<table>
<thead>
<tr>
<th>Title</th>
<th>Application Note #</th>
</tr>
</thead>
<tbody>
<tr>
<td>No related application notes at this time.</td>
<td>N/A</td>
</tr>
</tbody>
</table>

**Note:** Visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the dsPIC33/PIC24 device families.
13.0  REVISION HISTORY

Revision A (August 2016)
This is the initial version of this document.

Revision B (March 2018)
• Tables:
  - Updated Table 2-1 and Table 2-2.
• Examples:
  - Added Example 4-2, Example 9-1 and Example 9-2.
  - Updated Example 7-1.
• Registers:
  - Updated Register 2-1 and Register 2-9.
• Sections:
  - Updated Section 8.2.6 “FIFO Data Valid (Ready) Interrupt (MSIDTIF)”. 
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks
The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWRR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntellIMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.


SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016-2018, Microchip Technology Incorporated, All Rights Reserved.
<table>
<thead>
<tr>
<th>Location</th>
<th>City</th>
<th>Country</th>
<th>Fax</th>
<th>Tel</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>AMERICAS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Corporate Office</td>
<td></td>
<td>U.S.A.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Americas</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>ASIA/PACIFIC</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Australia - Sydney</td>
<td>Sydney</td>
<td>Australia</td>
<td>61-2-9888-6733</td>
<td></td>
</tr>
<tr>
<td>China - Beijing</td>
<td></td>
<td>China</td>
<td>86-10-8569-7000</td>
<td></td>
</tr>
<tr>
<td>China - Chengdu</td>
<td></td>
<td>China</td>
<td>86-28-8665-5511</td>
<td></td>
</tr>
<tr>
<td>China - Chongqing</td>
<td></td>
<td>China</td>
<td>86-23-8980-9588</td>
<td></td>
</tr>
<tr>
<td>China - Dongguan</td>
<td></td>
<td>China</td>
<td>86-769-8702-9880</td>
<td></td>
</tr>
<tr>
<td>China - Guangzhou</td>
<td></td>
<td>China</td>
<td>86-20-8755-8029</td>
<td></td>
</tr>
<tr>
<td>China - Hangzhou</td>
<td></td>
<td>China</td>
<td>86-571-8792-8115</td>
<td></td>
</tr>
<tr>
<td>China - Hong Kong SAR</td>
<td></td>
<td>China</td>
<td>852-2943-5100</td>
<td></td>
</tr>
<tr>
<td>China - Nanjing</td>
<td></td>
<td>China</td>
<td>86-25-8473-2460</td>
<td></td>
</tr>
<tr>
<td>China - Qingdao</td>
<td></td>
<td>China</td>
<td>86-532-8502-7355</td>
<td></td>
</tr>
<tr>
<td>China - Shanghai</td>
<td></td>
<td>China</td>
<td>86-21-3326-8000</td>
<td></td>
</tr>
<tr>
<td>China - Shenyang</td>
<td></td>
<td>China</td>
<td>86-24-2334-2829</td>
<td></td>
</tr>
<tr>
<td>China - Shenzhen</td>
<td></td>
<td>China</td>
<td>86-755-8864-2200</td>
<td></td>
</tr>
<tr>
<td>China - Suzhou</td>
<td></td>
<td>China</td>
<td>86-186-6233-1526</td>
<td></td>
</tr>
<tr>
<td>China - Wuhan</td>
<td></td>
<td>China</td>
<td>86-27-5980-5300</td>
<td></td>
</tr>
<tr>
<td>China - Xian</td>
<td></td>
<td>China</td>
<td>86-29-8833-7252</td>
<td></td>
</tr>
<tr>
<td>China - Xiamen</td>
<td></td>
<td>China</td>
<td>86-592-2386138</td>
<td></td>
</tr>
<tr>
<td>China - Zuhai</td>
<td></td>
<td>China</td>
<td>86-756-3210040</td>
<td></td>
</tr>
<tr>
<td><strong>ASIA/PACIFIC</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>India - Bangalore</td>
<td></td>
<td>India</td>
<td>91-80-3090-4444</td>
<td></td>
</tr>
<tr>
<td>India - New Delhi</td>
<td></td>
<td>India</td>
<td>91-11-4160-8631</td>
<td></td>
</tr>
<tr>
<td>India - Pune</td>
<td></td>
<td>India</td>
<td>91-20-4121-0141</td>
<td></td>
</tr>
<tr>
<td>Japan - Osaka</td>
<td></td>
<td>Japan</td>
<td>81-6-6152-7160</td>
<td></td>
</tr>
<tr>
<td>Japan - Tokyo</td>
<td></td>
<td>Japan</td>
<td>81-3-6880-3770</td>
<td></td>
</tr>
<tr>
<td>Korea - Daegu</td>
<td></td>
<td>Korea</td>
<td>82-53-744-4301</td>
<td></td>
</tr>
<tr>
<td>Korea - Seoul</td>
<td></td>
<td>Korea</td>
<td>82-2-554-7200</td>
<td></td>
</tr>
<tr>
<td>Malaysia - Kuala Lumpur</td>
<td></td>
<td>Malaysia</td>
<td>60-3-7651-7906</td>
<td></td>
</tr>
<tr>
<td>Malaysia - Penang</td>
<td></td>
<td>Malaysia</td>
<td>60-4-227-8870</td>
<td></td>
</tr>
<tr>
<td>Philippines - Manila</td>
<td></td>
<td>Philippines</td>
<td>63-2-634-9065</td>
<td></td>
</tr>
<tr>
<td>Singapore</td>
<td></td>
<td>Singapore</td>
<td>65-6334-8870</td>
<td></td>
</tr>
<tr>
<td>Taiwan - Hsin Chu</td>
<td></td>
<td>Taiwan</td>
<td>886-3-577-8366</td>
<td></td>
</tr>
<tr>
<td>Taiwan - Kaohsiung</td>
<td></td>
<td>Taiwan</td>
<td>886-7-213-7830</td>
<td></td>
</tr>
<tr>
<td>Taiwan - Taipei</td>
<td></td>
<td>Taiwan</td>
<td>886-2-2508-8600</td>
<td></td>
</tr>
<tr>
<td>Thailand - Bangkok</td>
<td></td>
<td>Thailand</td>
<td>66-2-694-1351</td>
<td></td>
</tr>
<tr>
<td>Vietnam - Ho Chi Minh</td>
<td></td>
<td>Vietnam</td>
<td>84-28-5448-2100</td>
<td></td>
</tr>
<tr>
<td><strong>EUROPE</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Austria - Wels</td>
<td>Wels</td>
<td>Austria</td>
<td>43-7242-2244-39</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>43-7242-2244-393</td>
<td></td>
</tr>
<tr>
<td>Denmark - Copenhagen</td>
<td></td>
<td>Denmark</td>
<td>45-4450-2828</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>45-4485-2829</td>
<td></td>
</tr>
<tr>
<td>Finland - Espoo</td>
<td></td>
<td>Finland</td>
<td>358-9-4520-820</td>
<td></td>
</tr>
<tr>
<td>France - Paris</td>
<td></td>
<td>France</td>
<td>33-1-69-53-63-20</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>33-1-69-30-90-79</td>
<td></td>
</tr>
<tr>
<td>Germany - Garching</td>
<td></td>
<td>Germany</td>
<td>49-8931-9700</td>
<td></td>
</tr>
<tr>
<td>Germany - Haan</td>
<td></td>
<td>Germany</td>
<td>49-2129-3766400</td>
<td></td>
</tr>
<tr>
<td>Germany - Heilbronn</td>
<td></td>
<td>Germany</td>
<td>49-7131-67-3636</td>
<td></td>
</tr>
<tr>
<td>Germany - Karlsruhe</td>
<td></td>
<td>Germany</td>
<td>49-721-625370</td>
<td></td>
</tr>
<tr>
<td>Germany - Munich</td>
<td></td>
<td>Germany</td>
<td>49-89-627-144-0</td>
<td></td>
</tr>
<tr>
<td>Bahrain</td>
<td></td>
<td>Bahrain</td>
<td>49-89-627-144-4</td>
<td></td>
</tr>
<tr>
<td>Germany - Rosenheim</td>
<td></td>
<td>Germany</td>
<td>49-8031-354-560</td>
<td></td>
</tr>
<tr>
<td>Israel - Ra'anana</td>
<td></td>
<td>Israel</td>
<td>972-9-744-7705</td>
<td></td>
</tr>
<tr>
<td>Italy - Milan</td>
<td>Milan</td>
<td>Italy</td>
<td>39-0331-742611</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>39-0331-466781</td>
<td></td>
</tr>
<tr>
<td>Italy - Padova</td>
<td>Padova</td>
<td>Italy</td>
<td>39-049-7625286</td>
<td></td>
</tr>
<tr>
<td>Netherlands - Drunen</td>
<td></td>
<td>Netherlands</td>
<td>31-416-690399</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>31-416-690340</td>
<td></td>
</tr>
<tr>
<td>Norway - Trondheim</td>
<td>Trondheim</td>
<td>Norway</td>
<td>47-7289-7561</td>
<td></td>
</tr>
<tr>
<td>Poland - Warsaw</td>
<td></td>
<td>Poland</td>
<td>48-22-3325737</td>
<td></td>
</tr>
<tr>
<td>Romania - Bucharest</td>
<td></td>
<td>Romania</td>
<td>40-21-407-87-50</td>
<td></td>
</tr>
<tr>
<td>Spain - Madrid</td>
<td>Madrid</td>
<td>Spain</td>
<td>34-91-708-08-90</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>34-91-708-08-91</td>
<td></td>
</tr>
<tr>
<td>Sweden - Gothenberg</td>
<td>Gothenberg</td>
<td>Sweden</td>
<td>46-31-704-60-40</td>
<td></td>
</tr>
<tr>
<td>Sweden - Stockholm</td>
<td>Stockholm</td>
<td>Sweden</td>
<td>46-8-5090-4654</td>
<td></td>
</tr>
<tr>
<td>UK - Wokingham</td>
<td></td>
<td>UK</td>
<td>44-118-921-5800</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>44-118-921-5820</td>
<td></td>
</tr>
</tbody>
</table>