Errata

The following are known problems with Rev. J of the AT89S8253 device:

1. Watchdog Timer Settings
   The watchdog timer is always stuck in the shortest setting (PS2=PS1=PS0=0, 16K cycles).
   
   **Workaround:**
   None. The user is restricted to the above limitation. Rev K removes this problem.

2. JBC to TF0, TF1, TF2, IE0, IE1, EXF2
   JBC may cause a loss of interrupt information if used with any interrupt flag (see item #2 for SCON). Therefore JBC should not be used to poll for interrupt flags.
   
   **Problem Fix/Workaround:**
   
   ```
   POLL: JBC FLAG, NEXT
   SJMP POLL
   
   should be replaced by:
   
   POLL: JNB FLAG, POLL
   CLR FLAG
   SJMP NEXT
   ```

3. Read-Modify-Write to SCON (SETB, CLR, CPL, ANL, ORL, XRL, JBC)
   Read-Modify-Write (RMW) instructions may cause a loss of UART interrupt information if used with any bit in SCON, i.e. the RMW instructions need to be treated as a direct move to SCON such as MOV SCON,#IMM. These instructions may be used when it is not possible for the interrupt to occur at the same time as the instruction is being executed, which means in the following circumstances:
   
   A. The UART is not currently operating, or
   B. Within a short period of time after Ti or Ri is set during half-duplex communications, or
   C. Within a short period of time after both Ti and Ri are set during full-duplex communications, and before the next byte is transmitted.

4. Interrupt Recovery from Power-down Mode
   When attempting interrupt recovery from power-down, the external interrupt pins INT0 (P3.2) and INT1 (P3.3) should not transition low until at least 10 µs after entry into power-down. If the pins are low immediately before entering power-down, or go low while attempting to enter power-down, the device can get stuck in a power-down-like state requiring a power cycling sequence to wake up.