64 Mbit (x16) Multi-Purpose Flash Plus
SST39VF6401B / SST39VF6402B

The SST39VF6401B / SST39VF6402B devices are 4M x16, CMOS Multi-Purpose Flash Plus (MPF+) manufactured with proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39VF6401B / SST39VF6402B write (Program or Erase) with a 2.7-3.6V power supply. These devices conform to JEDEC standard pinouts for x16 memories and are command set compatible with other Flash devices, enabling customers to save time and resources in implementation.

Features

• Organized as 4M x16

• Single Voltage Read and Write Operations
  – 2.7-3.6V

• Superior Reliability
  – Endurance: 100,000 Cycles (Typical)
  – Greater than 100 years Data Retention

• Low Power Consumption (typical values at 5 MHz)
  – Active Current: 9 mA (typical)
  – Standby Current: 3 µA (typical)
  – Auto Low Power Mode: 3 µA (typical)

• Hardware Block-Protection/WP# Input Pin
  – Top Block-Protection (top 32 KWord) for SST39VF6402B
  – Bottom Block-Protection (bottom 32 KWord) for SST39VF6401B

• Sector-Erase Capability
  – Uniform 2 KWord sectors

• Block-Erase Capability
  – Uniform 32 KWord blocks

• Chip-Erase Capability

• Erase-Suspend/Erase-Resume Capabilities

• Hardware Reset Pin (RST#)

• Security-ID Feature
  – Microchip: 128 bits; User: 128 bits

• Fast Read Access Time:
  – 70 ns

• Latched Address and Data

• Fast Erase and Word-Program:
  – Sector-Erase Time: 18 ms (typical)
  – Block-Erase Time: 18 ms (typical)
  – Chip-Erase Time: 40 ms (typical)
  – Word-Program Time: 7 µs (typical)

• Automatic Write Timing
  – Internal VPP Generation

• End-of-Write Detection
  – Toggle Bits
  – Data# Polling

• CMOS I/O Compatibility

• JEDEC Standard
  – Flash EEPROM Pin Assignments
  – Software command sequence compatibility
  - Address format is 11 bits, A10-A0
  - Block-Erase 6th Bus Write Cycle is 30H
  - Sector-Erase 6th Bus Write Cycle is 50H

• Packages Available
  – 48-lead TSOP (12mm x 20mm)
  – 48-ball TFBGA (8mm x 10mm)

• All devices are RoHS compliant

Not Recommended for New Designs
Please use SST38VF6401/6402/6403/6404.
Product Description

The SST39VF640xB devices are 4M x16 CMOS Multi-Purpose Flash Plus (MPF+) manufactured with proprietary, high-performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39VF640xB write (Program or Erase) with a 2.7-3.6V power supply. These devices conform to JEDEC standard pin assignments for x16 memories.

Featuring high performance Word-Program, the SST39VF640xB devices provide a typical Word-Program time of 7 µsec. These devices use Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent write, they have on-chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, these devices are offered with a guaranteed typical endurance of 100,000 cycles. Data retention is rated at greater than 100 years.

The SST39VF640xB devices are suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications, they significantly improve performance and reliability, while lowering power consumption. They inherently use less energy during Erase and Program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. These devices also improve flexibility while lowering the cost for program, data, and configuration storage applications.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet high-density, surface mount requirements, the SST39VF640xB devices are offered in 48-lead TSOP and 48-ball TFBGA packages. See Figures 22 and 3 for pin assignments.
Block Diagram

Figure 1: Block Diagram
Pin Assignments

Figure 2: Pin Assignments for 48-lead TSOP

Figure 3: Pin assignments for 48-ball TFBGA
### Table 1: Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin Name</th>
<th>Functions</th>
</tr>
</thead>
</table>
| AMS<sup>1</sup>-A<sub>0</sub> | Address Inputs | To provide memory addresses.  
During Sector-Erase AMS-A<sub>11</sub> address lines will select the sector.  
During Block-Erase AMS-A<sub>15</sub> address lines will select the block. |
| DQ<sub>15</sub>-DQ<sub>0</sub> | Data Input/output | To output data during Read cycles and receive input data during Write cycles.  
Data is internally latched during a Write cycle.  
The outputs are in tri-state when OE# or CE# is high. |
| WP#    | Write Protect | To protect the top/bottom boot block from Erase/Program operation when grounded. |
| RST#   | Reset        | To reset and return the device to Read mode.                               |
| CE#    | Chip Enable  | To activate the device when CE# is low.                                    |
| OE#    | Output Enable| To gate the data output buffers.                                            |
| WE#    | Write Enable | To control the Write operations.                                            |
| V<sub>DD</sub> | Power Supply | To provide power supply voltage: 2.7-3.6V                                  |
| V<sub>SS</sub> | Ground      |                                                                           |
| NC     | No Connection| Unconnected pins.                                                          |

1. AMS = Most significant address  
AMS = A<sub>21</sub> for SST39VF640xB
Device Operation

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

The SST39VF640xB also have the Auto Low Power mode which puts the device in a near standby mode after data has been accessed with a valid Read operation. This reduces the I_DD active read current from typically 9 mA to typically 3 µA. The Auto Low Power mode reduces the typical I_DD active read current to the range of 2 mA/MHz of Read cycle time. The device exits the Auto Low Power mode with any address transition or control signal transition used to initiate another Read cycle, with no access time penalty. Note that the device does not enter Auto Low Power mode after power-up with CE# held steadily low, until the first address transition or CE# is driven high.

Read

The Read operation of the SST39VF640xB is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 4).

Word-Program Operation

The SST39VF640xB are programmed on a word-by-word basis. Before programming, the sector where the word exists must be fully erased. The Program operation is accomplished in three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load word address and word data. During the Word-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed within 10 µs. See Figures 5 and 6 for WE# and CE# controlled Program operation timing diagrams and Figure 20 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands issued during the internal Program operation are ignored. During the command sequence, WP# should be statically held high or low.

Sector/Block-Erase Operation

The Sector- (or Block-) Erase operation allows the system to erase the device on a sector-by-sector (or block-by-block) basis. The SST39VF640xB offer both Sector-Erase and Block-Erase mode. The sector architecture is based on uniform sector size of 2 KWord. The Block-Erase mode is based on uniform block size of 32 KWord. The Sector-Erase operation is initiated by executing a six-byte command sequence with Sector-Erase command (50H) and sector address (SA) in the last bus cycle. The Block-Erase operation is initiated by executing a six-byte command sequence with Block-Erase command (30H) and block address (BA) in the last bus cycle. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (50H or 30H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase operation can be determined using either Data# Polling or Toggle Bit methods. See Figures 10 and 11.
for timing waveforms and Figure 24 for the flowchart. Any commands issued during the Sector- or Block-Erase operation are ignored. When WP# is low, any attempt to Sector- (Block-) Erase the protected block will be ignored. During the command sequence, WP# should be statically held high or low.

**Erase-Suspend/Erase-Resume Commands**

The Erase-Suspend operation temporarily suspends a Sector- or Block-Erase operation thus allowing data to be read from any memory location, or program data into any sector/block that is not suspended for an Erase operation. The operation is executed by issuing one byte command sequence with Erase-Suspend command (B0H). The device automatically enters read mode typically within 20 µs after the Erase-Suspend command had been issued. Valid data can be read from any sector or block that is not suspended from an Erase operation. Reading at address location within erase-suspended sectors/blocks will output DQ2 toggling and DQ6 at “1”. While in Erase-Suspend mode, a Word-Program operation is allowed except for the sector or block selected for Erase-Suspend.

To resume Sector-Erase or Block-Erase operation which has been suspended the system must issue Erase Resume command. The operation is executed by issuing one byte command sequence with Erase Resume command (30H) at any address in the last Byte sequence.

**Chip-Erase Operation**

The SST39VF640xB provide a Chip-Erase operation, which allows the user to erase the entire memory array to the “1” state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a six-byte command sequence with Chip-Erase command (10H) at address 555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 6 for the command sequence, Figure 10 for timing diagram, and Figure 24 for the flowchart. Any commands issued during the Chip-Erase operation are ignored. When WP# is low, any attempt to Chip-Erase will be ignored. During the command sequence, WP# should be statically held high or low.

**Write Operation Status Detection**

The SST39VF640xB provide two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system write cycle time. The software detection includes two status bits: Data# Polling (DQ7) and Toggle Bit (DQ6). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ7 or DQ6. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.
Data# Polling (DQ7)

When the SST39VF640xB are in the internal Program operation, any attempt to read DQ7 will produce the complement of the true data. Once the Program operation is completed, DQ7 will produce true data. Note that even though DQ7 may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1 µs. During internal Erase operation, any attempt to read DQ7 will produce a ‘0’. Once the internal Erase operation is completed, DQ7 will produce a ‘1’. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 7 for Data# Polling timing diagram and Figure 21 for a flowchart.

Toggle Bits (DQ6 and DQ2)

During the internal Program or Erase operation, any consecutive attempts to read DQ6 will produce alternating “1”s and “0”s, i.e., toggling between 1 and 0. When the internal Program or Erase operation is completed, the DQ6 bit will stop toggling. The device is then ready for the next operation. For Sector-, Block-, or Chip-Erase, the toggle bit (DQ6) is valid after the rising edge of sixth WE# (or CE#) pulse. DQ6 will be set to “1” if a Read operation is attempted on an Erase-Suspended Sector/Block. If Program operation is initiated in a sector/block not selected in Erase-Suspend mode, DQ6 will toggle.

An additional Toggle Bit is available on DQ2, which can be used in conjunction with DQ6 to check whether a particular sector is being actively erased or erase-suspended. Table 2 shows detailed status bits information. The Toggle Bit (DQ2) is valid after the rising edge of the last WE# (or CE#) pulse of Write operation. See Figure 8 for Toggle Bit timing diagram and Figure 21 for a flowchart.

Table 2: Write Operation Status

<table>
<thead>
<tr>
<th>Status</th>
<th>DQ7</th>
<th>DQ6</th>
<th>DQ2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal Operation</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Standard Program</td>
<td>DQ7#</td>
<td>Toggle</td>
<td>No Toggle</td>
</tr>
<tr>
<td>Standard Erase</td>
<td>0</td>
<td>Toggle</td>
<td>Toggle</td>
</tr>
<tr>
<td>Erase-Suspend Mode</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Read from Erase-Suspended Sector/Block</td>
<td>1</td>
<td>1</td>
<td>Toggle</td>
</tr>
<tr>
<td>Read from Non- Erase-Suspended Sector/Block</td>
<td>Data</td>
<td>Data</td>
<td>Data</td>
</tr>
<tr>
<td>Program</td>
<td>DQ7#</td>
<td>Toggle</td>
<td>N/A</td>
</tr>
</tbody>
</table>

Note: DQ7 and DQ2 require a valid address when reading status information.
Data Protection

The SST39VF640xB provide both hardware and software features to protect nonvolatile data from inadvertent writes.

Hardware Data Protection

- **Noise/Glitch Protection**: A WE# or CE# pulse of less than 5 ns will not initiate a write cycle.
- **VDD Power Up/Down Detection**: The Write operation is inhibited when VDD is less than 1.5V.
- **Write Inhibit Mode**: Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

Hardware Block Protection

The SST39VF6402B supports top hardware block protection, which protects the top 32 KWord block of the device. The SST39VF6401B supports bottom hardware block protection, which protects the bottom 32 KWord block of the device. The Boot Block address ranges are described in Table 3. Program and Erase operations are prevented on the 32 KWord when WP# is low. If WP# is left floating, it is internally held high via a pull-up resistor, and the Boot Block is unprotected, enabling Program and Erase operations on that block.

Table 3: Boot Block Address Ranges

<table>
<thead>
<tr>
<th>Product</th>
<th>Address Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bottom Boot Block</td>
<td>SST39VF6401B</td>
</tr>
<tr>
<td></td>
<td>000000H-007FFFH</td>
</tr>
<tr>
<td>Top Boot Block</td>
<td>SST39VF6402B</td>
</tr>
<tr>
<td></td>
<td>3F8000H-3FFFFFH</td>
</tr>
</tbody>
</table>
Hardware Reset (RST#)

The RST# pin provides a hardware method of resetting the device to read array data. When the RST# pin is held low for at least $T_{\text{RP}}$, any in-progress operation will terminate and return to Read mode. When no internal Program/Erase operation is in progress, a minimum period of $T_{\text{RHR}}$ is required after RST# is driven high before a valid Read can take place (see Figure 16).

The Erase or Program operation that has been interrupted needs to be reinitiated after the device resumes normal operation mode to ensure data integrity.

Software Data Protection (SDP)

The SST39VF640xB provide the JEDEC approved Software Data Protection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte sequence. These devices are shipped with the Software Data Protection permanently enabled. See Table 6 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to read mode within $T_{\text{RC}}$. The contents of $\text{DQ}_{15}-\text{DQ}_8$ can be $V_{\text{IL}}$ or $V_{\text{IH}}$, but no other value, during any SDP command sequence.

Common Flash Memory Interface (CFI)

The SST39VF640xB also contain the CFI information to describe the characteristics of the device. In order to enter the CFI Query mode, the system must write three-byte sequence, same as product ID entry command with 98H (CFI Query command) to address 555H in the last byte sequence. Once the device enters the CFI Query mode, the system can read CFI data at the addresses given in Tables 7 through 9. The system must write the CFI Exit command to return to Read mode from the CFI Query mode.
Product Identification

The Product Identification mode identifies the devices as the SST39VF6401B and SST39VF6402B, and the manufacturer as SST. This mode may be accessed through software operations. Users may use the Software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Table 6 for software operation, Figure 12 for the Software ID Entry and Read timing diagram and Figure 22 for the Software ID Entry command sequence flowchart.

Table 4: Product Identification

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000H</td>
<td>BFH</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Device ID</th>
<th>Manufacturer’s ID</th>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>SST39VF6401B</td>
<td>0001H</td>
<td>236DH</td>
<td></td>
</tr>
<tr>
<td>SST39VF6402B</td>
<td>0001H</td>
<td>236CH</td>
<td></td>
</tr>
</tbody>
</table>

Product Identification Mode Exit/CFI Mode Exit

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read mode. This command may also be used to reset the device to the Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally, e.g., not read correctly. Please note that the Software ID Exit/CFI Exit command is ignored during an internal Program or Erase operation. See Table 6 for software command codes, Figure 14 for timing waveform, and Figures 22 and 23 for flowcharts.
Security ID

The SST39VF640xB devices offer a 256-bit Security ID space. The Secure ID space is divided into two 128-bit segments - one factory programmed segment and one user programmed segment. The first segment is programmed and locked at Microchip with a random 128-bit number. The user segment is left unprogrammed for the customer to program as desired.

To program the user segment of the Security ID, the user must use the Security ID Word-Program command. To detect end-of-write for the SEC ID, read the toggle bits. Do not use Data# Polling. Once this is complete, the Sec ID should be locked using the User Sec ID Program Lock-Out. This disables any future corruption of this space. Note that regardless of whether or not the Sec ID is locked, neither Sec ID segment can be erased.

The Secure ID space can be queried by executing a three-byte command sequence with Enter Sec ID command (88H) at address 555H in the last byte sequence. To exit this mode, the Exit Sec ID command should be executed. Refer to Table 6 for more details.
64 Mbit Multi-Purpose Flash Plus
SST39VF6401B / SST39VF6402B

Operations

Table 5: Operation Modes Selection

<table>
<thead>
<tr>
<th>Mode</th>
<th>CE#</th>
<th>OE#</th>
<th>WE#</th>
<th>DQ</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read</td>
<td>V_IL</td>
<td>V_IL</td>
<td>V_IH</td>
<td>D_OUT</td>
<td>A_IN</td>
</tr>
<tr>
<td>Program</td>
<td>V_IL</td>
<td>V_IH</td>
<td>V_IL</td>
<td>D_IN</td>
<td>A_IN</td>
</tr>
<tr>
<td>Erase</td>
<td>V_IL</td>
<td>V_IH</td>
<td>V_IL</td>
<td>X^1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Sector or block address, XXH for Chip-Erase</td>
</tr>
<tr>
<td>Standby</td>
<td>V_IH</td>
<td>X</td>
<td>X</td>
<td>High Z</td>
<td>X</td>
</tr>
<tr>
<td>Write Inhibit</td>
<td>X</td>
<td>V_IL</td>
<td>X</td>
<td>High Z/ DOUT</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Product Identification</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Software Mode</td>
<td>V_IL</td>
<td>V_IL</td>
<td>V_IH</td>
<td>See Table 6</td>
<td></td>
</tr>
</tbody>
</table>

1. X can be V_IL or V_IH, but no other value.

Table 6: Software Command Sequence

<table>
<thead>
<tr>
<th>Command Sequence</th>
<th>1st Bus Write Cycle</th>
<th>2nd Bus Write Cycle</th>
<th>3rd Bus Write Cycle</th>
<th>4th Bus Write Cycle</th>
<th>5th Bus Write Cycle</th>
<th>6th Bus Write Cycle</th>
</tr>
</thead>
<tbody>
<tr>
<td>Word-Program</td>
<td>555H AAH</td>
<td>2AAH 55H</td>
<td>555H A0H</td>
<td>WA^3 Data</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sector-Erase</td>
<td>555H AAH</td>
<td>2AAH 55H</td>
<td>555H 80H</td>
<td>555H AAH</td>
<td>2AAH 55H</td>
<td>SA_X^4 50H</td>
</tr>
<tr>
<td>Block-Erase</td>
<td>555H AAH</td>
<td>2AAH 55H</td>
<td>555H 80H</td>
<td>555H AAH</td>
<td>2AAH 55H</td>
<td>BA_X^4 30H</td>
</tr>
<tr>
<td>Chip-Erase</td>
<td>555H AAH</td>
<td>2AAH 55H</td>
<td>555H 80H</td>
<td>555H AAH</td>
<td>2AAH 55H</td>
<td>555H 10H</td>
</tr>
<tr>
<td>Erase-Suspend</td>
<td>XXXXH B0H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Erase-Resume</td>
<td>XXXXH 30H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Query Sec ID ^5</td>
<td>555H AAH</td>
<td>2AAH 55H</td>
<td>559H 88H</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>User Security ID</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Word-Program</td>
<td>555H AAH</td>
<td>2AAH 55H</td>
<td>555H A5H</td>
<td>WA^6 Data</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Program Lock-Out</td>
<td>555H AAH</td>
<td>2AAH 55H</td>
<td>555H 86H</td>
<td>XXH^6 0000H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Software ID Entry ^7,8</td>
<td>555H AAH</td>
<td>2AAH 55H</td>
<td>555H 90H</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CFI Query Entry</td>
<td>555H AAH</td>
<td>2AAH 55H</td>
<td>555H 98H</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Software ID Exit ^9,10</td>
<td>555H AAH</td>
<td>2AAH 55H</td>
<td>555H F0H</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. Address format A_10-A_0 (Hex).
2. DQ_15-DQ_8 can be V_IL or V_IH, but no other value, for Command sequence
3. WA = Program Word address
4. SA_X for Sector-Erase; uses A_MS-A_11 address lines
   BA_X for Block-Erase; uses A_MS-A_15 address lines
   A_MS = Most significant address
   A_MS = A_21 for SST39VF640xB
5. With A_MS-A_4 = 0; Sec ID is read with A_3-A_0,
   SST ID is read with A_3 = 0 (Address range = 000000H to 000007H),
   User ID is read with A_3 = 1 (Address range = 000010H to 000017H).
   Lock Status is read with A_7-A_0 = 0000FFH, Unlocked: DQ_3 = 1 / Locked: DQ_3 = 0.
6. Valid Word-Addresses for Sec ID are from 000000H-000007H and 000010H-000017H.
7. The device does not remain in Software Product ID Mode if powered down.
8. With \( A_{MS-A_3} = 0; \) Manufacturer ID = 00BFH, is read with \( A_0 = 0, \)
    SST39VF6401B Device ID = 236DH, is read with \( A_0 = 1, \)
    SST39VF6402B Device ID = 236CH, is read with \( A_0 = 1. \)

\( A_{MS} = \text{Most significant address} \)
\( A_{MS} = A_{31} \text{ for SST39VF640xB} \)
9. Both Software ID Exit operations are equivalent
10. If users never lock after programming, Sec ID can be programmed over the previously unprogrammed bits (data=1)
    using the Sec ID mode again (the programmed “0” bits cannot be reversed to “1”). Valid Word-Addresses for Sec ID are
    from 000000H-000007H and 000010H-000017H.

Table 7: CFI Query Identification String\(^1\) for SST39VF640xB

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>10H</td>
<td>0051H</td>
<td>Query Unique ASCII string “QRY”</td>
</tr>
<tr>
<td>11H</td>
<td>0052H</td>
<td></td>
</tr>
<tr>
<td>12H</td>
<td>0059H</td>
<td></td>
</tr>
<tr>
<td>13H</td>
<td>0002H</td>
<td>Primary OEM command set</td>
</tr>
<tr>
<td>14H</td>
<td>0000H</td>
<td></td>
</tr>
<tr>
<td>15H</td>
<td>0000H</td>
<td>Address for Primary Extended Table</td>
</tr>
<tr>
<td>16H</td>
<td>0000H</td>
<td></td>
</tr>
<tr>
<td>17H</td>
<td>0000H</td>
<td>Alternate OEM command set (00H = none exists)</td>
</tr>
<tr>
<td>18H</td>
<td>0000H</td>
<td></td>
</tr>
<tr>
<td>19H</td>
<td>0000H</td>
<td>Address for Alternate OEM extended Table (00H = none exits)</td>
</tr>
<tr>
<td>1AH</td>
<td>0000H</td>
<td></td>
</tr>
</tbody>
</table>

\(^1\) Refer to CFI publication 100 for more details.

Table 8: System Interface Information for SST39VF640xB

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
<th>Data</th>
</tr>
</thead>
</table>
| 1BH     | 0027H | \( V_{DD} \) Min (Program/Erase)
          |       | DQ7-DQ4: Volts, DQ3-DQ6: 100 millivolts                             |
| 1CH     | 0036H | \( V_{DD} \) Max (Program/Erase)
          |       | DQ7-DQ4: Volts, DQ3-DQ6: 100 millivolts                             |
| 1DH     | 0000H | \( V_{PP} \) min. (00H = no \( V_{PP} \) pin)                        |
| 1EH     | 0000H | \( V_{PP} \) max. (00H = no \( V_{PP} \) pin)                        |
| 1FH     | 0003H | Typical time out for Word-Program \( 2^N \) \( \mu s \) (\( 2^3 = 8 \mu s \)) |
| 20H     | 0000H | Typical time out for min. size buffer program \( 2^N \) \( \mu s \) (00H = not supported) |
| 21H     | 0004H | Typical time out for individual Sector/Block-Erase \( 2^N \) ms (\( 2^4 = 16 \) ms) |
| 22H     | 0005H | Typical time out for Chip-Erase \( 2^N \) ms (\( 2^5 = 32 \) ms)       |
| 23H     | 0001H | Maximum time out for Word-Program \( 2^N \) times typical (\( 2^1 \times 2^3 = 16 \mu s \)) |
| 24H     | 0000H | Maximum time out for buffer program \( 2^N \) times typical           |
| 25H     | 0001H | Maximum time out for individual Sector/Block-Erase \( 2^N \) times typical (\( 2^1 \times 2^4 = 32 \) ms) |
| 26H     | 0001H | Maximum time out for Chip-Erase \( 2^N \) times typical (\( 2^1 \times 2^5 = 64 \) ms) |
### Table 9: Device Geometry Information for SST39VF640xB

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
<th>Data Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>27H</td>
<td>0017H</td>
<td>Device size = $2^N$ Bytes ($17H = 23$; $2^{23} = 8$ MByte)</td>
</tr>
<tr>
<td>28H</td>
<td>0001H</td>
<td>Flash Device Interface description; $0001H = x16$-only asynchronous interface</td>
</tr>
<tr>
<td>29H</td>
<td>0000H</td>
<td></td>
</tr>
<tr>
<td>2AH</td>
<td>0000H</td>
<td>Maximum number of bytes in multi-byte write = $2^N$ ($00H = not supported$)</td>
</tr>
<tr>
<td>2BH</td>
<td>0000H</td>
<td></td>
</tr>
<tr>
<td>2CH</td>
<td>0002H</td>
<td>Number of Erase Sector/Block sizes supported by device</td>
</tr>
<tr>
<td>2DH</td>
<td>00FFH</td>
<td>Sector Information ($y + 1 = Number of sectors$; $z \times 256B = sector size$)</td>
</tr>
<tr>
<td>2EH</td>
<td>0007H</td>
<td>$y = 2047 + 1 = 2048$ sectors ($07FFH = 2047$)</td>
</tr>
<tr>
<td>2FH</td>
<td>0010H</td>
<td></td>
</tr>
<tr>
<td>30H</td>
<td>0000H</td>
<td>$z = 16 \times 256$ Bytes = 4 KBytes/sector ($0010H = 16$)</td>
</tr>
<tr>
<td>31H</td>
<td>007FH</td>
<td>Block Information ($y + 1 = Number of blocks$; $z \times 256B = block size$)</td>
</tr>
<tr>
<td>32H</td>
<td>0000H</td>
<td>$y = 127 + 1 = 128$ blocks ($007FH = 127$)</td>
</tr>
<tr>
<td>33H</td>
<td>0000H</td>
<td></td>
</tr>
<tr>
<td>34H</td>
<td>0001H</td>
<td>$z = 256 \times 256$ Bytes = 64 KBytes/block ($0100H = 256$)</td>
</tr>
</tbody>
</table>
**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under “Absolute Maximum Stress Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

- Temperature Under Bias: -55°C to +125°C
- Storage Temperature: -65°C to +150°C
- D. C. Voltage on Any Pin to Ground Potential: -0.5V to VDD+0.5V
- Transient Voltage (<20 ns) on Any Pin to Ground Potential: -2.0V to VDD+2.0V
- Voltage on A9 Pin to Ground Potential: -0.5V to 13.2V
- Package Power Dissipation Capability (TA = 25°C): 1.0W
- Surface Mount Solder Reflow Temperature (T_A = 25°C): 260°C for 10 seconds
- Output Short Circuit Current: 50 mA

1. Excluding certain with-Pb 32-PLCC units, all packages are 260°C capable in both non-Pb and with-Pb solder versions. Certain with-Pb 32-PLCC package types are capable of 240°C for 10 seconds; please consult the factory for the latest information.
2. Outputs shorted for no more than one second. No more than one output shorted at a time.

**Table 10: Operating Range**

<table>
<thead>
<tr>
<th>Range</th>
<th>Ambient Temp</th>
<th>V_DD</th>
</tr>
</thead>
<tbody>
<tr>
<td>Commercial</td>
<td>0°C to +70°C</td>
<td>2.7-3.6V</td>
</tr>
<tr>
<td>Industrial</td>
<td>-40°C to +85°C</td>
<td>2.7-3.6V</td>
</tr>
</tbody>
</table>

**Table 11: AC Conditions of Test**

<table>
<thead>
<tr>
<th>Input Rise/Fall Time</th>
<th>Output Load</th>
</tr>
</thead>
<tbody>
<tr>
<td>5ns</td>
<td>C_L = 30 pF</td>
</tr>
</tbody>
</table>

1. See Figures 18 and 19
64 Mbit Multi-Purpose Flash Plus
SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

### Table 12: DC Operating Characteristics $V_{DD} = 2.7$-3.6V

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Limits</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{DD}$</td>
<td>Power Supply Current</td>
<td></td>
<td>Address input = $V_{IL}/V_{IH}$, at $f=5$ MHz, $V_{DD}=V_{DD}$ Max</td>
</tr>
<tr>
<td>Read$^3$</td>
<td></td>
<td>18 mA</td>
<td>$CE#=V_{IL}$, $OE#=WE#=V_{IH}$, all I/Os open</td>
</tr>
<tr>
<td>Program and Erase</td>
<td></td>
<td>35 mA</td>
<td>$CE#=WE#=V_{IL}$, $OE#=V_{IH}$</td>
</tr>
<tr>
<td>$I_{SB}$</td>
<td>Standby $V_{DD}$ Current</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{ALP}$</td>
<td>Auto Low Power</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{LI}$</td>
<td>Input Leakage Current</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{LIW}$</td>
<td>Input Leakage Current on WP# pin and RST#</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{LO}$</td>
<td>Output Leakage Current</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{IL}$</td>
<td>Input Low Voltage</td>
<td></td>
<td>$V_{DD}=V_{DD}$ Min</td>
</tr>
<tr>
<td>$V_{ILC}$</td>
<td>Input Low Voltage (CMOS)</td>
<td></td>
<td>$V_{DD}=V_{DD}$ Max</td>
</tr>
<tr>
<td>$V_{IH}$</td>
<td>Input High Voltage</td>
<td></td>
<td>$V_{DD}=V_{DD}$ Max</td>
</tr>
<tr>
<td>$V_{IHC}$</td>
<td>Input High Voltage (CMOS)</td>
<td></td>
<td>$V_{DD}=V_{DD}$ Max</td>
</tr>
<tr>
<td>$V_{OL}$</td>
<td>Output Low Voltage</td>
<td></td>
<td>$V_{IOH}=100$ µA, $V_{DD}=V_{DD}$ Min</td>
</tr>
<tr>
<td>$V_{OH}$</td>
<td>Output High Voltage</td>
<td></td>
<td>$V_{IOH}=100$ µA, $V_{DD}=V_{DD}$ Min</td>
</tr>
</tbody>
</table>

1. Typical conditions for the Active Current shown on the front page of the data sheet are average values at 25°C (room temperature), and $V_{DD} = 3V$. Not 100% tested.
2. See Figure 18
3. The $I_{DD}$ current listed is typically less than 2mA/MHz, with OE# at $V_{IH}$. Typical $V_{DD}$ is 3V.

### Table 13: Recommended System Power-up Timings

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Minimum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{PU-READ}$</td>
<td>Power-up to Read Operation</td>
<td>100</td>
<td>µs</td>
</tr>
<tr>
<td>$T_{PU-WRITE}$</td>
<td>Power-up to Program/Erase Operation</td>
<td>100</td>
<td>µs</td>
</tr>
</tbody>
</table>

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

### Table 14: Capacitance ($T_{A} = 25^\circ$C, $f=1$ Mhz, other pins open)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Test Condition</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_{I/O}$</td>
<td>I/O Pin Capacitance</td>
<td>$V_{IO} = 0V$</td>
<td>12 pF</td>
</tr>
<tr>
<td>$C_{IN}$</td>
<td>Input Capacitance</td>
<td>$V_{IN} = 0V$</td>
<td>6 pF</td>
</tr>
</tbody>
</table>

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

### Table 15: Reliability Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Minimum Specification</th>
<th>Units</th>
<th>Test Method</th>
</tr>
</thead>
<tbody>
<tr>
<td>$N_{END}$</td>
<td>Endurance</td>
<td>10,000</td>
<td>Cycles</td>
<td>JEDEC Standard A117</td>
</tr>
<tr>
<td>$T_{DR}$</td>
<td>Data Retention</td>
<td>100</td>
<td>Years</td>
<td>JEDEC Standard A103</td>
</tr>
<tr>
<td>$I_{LTH}$</td>
<td>Latch Up</td>
<td>$100 + I_{DD}$</td>
<td>mA</td>
<td>JEDEC Standard 78</td>
</tr>
</tbody>
</table>

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
2. $N_{END}$ endurance rating is qualified as a 10,000 cycle minimum for the whole device. A sector- or block-level rating would result in a higher minimum specification.
AC Characteristics

Table 16: Read Cycle Timing Parameters V_{DD} = 2.7-3.6V

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>SST39VF640xB-70</th>
<th></th>
<th></th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRC</td>
<td>Read Cycle Time</td>
<td>70 ns</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>TCE</td>
<td>Chip Enable Access Time</td>
<td>70 ns</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>TAA</td>
<td>Address Access Time</td>
<td>70 ns</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>TOE</td>
<td>Output Enable Access Time</td>
<td>35 ns</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{CLZ}</td>
<td>CE# Low to Active Output</td>
<td>0 ns</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{OLZ}</td>
<td>OE# Low to Active Output</td>
<td>0 ns</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{CHZ}</td>
<td>CE# High to High-Z Output</td>
<td>20 ns</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{OH}</td>
<td>Output Hold from Address Change</td>
<td>0 ns</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{RP}</td>
<td>RST# Pulse Width</td>
<td>500 ns</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{RHR}</td>
<td>RST# High before Read</td>
<td>50 ns</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{RY}</td>
<td>RST# Pin Low to Read Mode</td>
<td>20 µs</td>
<td></td>
<td></td>
<td>µs</td>
</tr>
</tbody>
</table>

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
2. This parameter applies to Sector-Erase, Block-Erase, and Program operations.
   This parameter does not apply to Chip-Erase operations.

Table 17: Program/Erase Cycle Timing Parameters

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_{BP}</td>
<td>Word-Program Time</td>
<td>10 μs</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{AS}</td>
<td>Address Setup Time</td>
<td>0 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{AH}</td>
<td>Address Hold Time</td>
<td>30 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{CS}</td>
<td>WE# and CE# Setup Time</td>
<td>0 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{CH}</td>
<td>WE# and CE# Hold Time</td>
<td>0 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{OES}</td>
<td>OE# High Setup Time</td>
<td>0 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{OEH}</td>
<td>OE# High Hold Time</td>
<td>10 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{CP}</td>
<td>CE# Pulse Width</td>
<td>40 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{WP}</td>
<td>WE# Pulse Width</td>
<td>40 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{WPW}</td>
<td>WE# Pulse Width High</td>
<td>30 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{CPH}</td>
<td>CE# Pulse Width High</td>
<td>30 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{DS}</td>
<td>Data Setup Time</td>
<td>30 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{DH}</td>
<td>Data Hold Time</td>
<td>0 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{IDA}</td>
<td>Software ID Access and Exit Time</td>
<td>150 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T_{SE}</td>
<td>Sector-Erase</td>
<td>25 ms</td>
<td></td>
<td>ms</td>
</tr>
<tr>
<td>T_{BE}</td>
<td>Block-Erase</td>
<td>25 ms</td>
<td></td>
<td>ms</td>
</tr>
<tr>
<td>T_{SCE}</td>
<td>Chip-Erase</td>
<td>50 ms</td>
<td></td>
<td>ms</td>
</tr>
</tbody>
</table>

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
**64 Mbit Multi-Purpose Flash Plus**  
**SST39VF6401B / SST39VF6402B**

Not Recommended for New Designs

---

**Figure 4: Read Cycle Timing Diagram**

---

**Figure 5: WE# Controlled Program Cycle Timing Diagram**

---
Figure 6: CE# Controlled Program Cycle Timing Diagram

Figure 7: Data# Polling Timing Diagram
64 Mbit Multi-Purpose Flash Plus
SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

Figure 8: Toggle Bits Timing Diagram

Note: \( A_{MS} = \) Most significant address
\( A_{MS} = A_{21} \) for SST39VF640xB

Figure 9: WE# Controlled Chip-Erase Timing Diagram

Note: This device also supports CE# controlled Chip-Erase operation. The WE# and CE# signals are interchangeable as long as minimum timings are met. (See Table 17)
\( A_{MS} = \) Most significant address
\( A_{MS} = A_{21} \) for SST39VF640xB
WP# must be held in proper logic state (\( V_{IL} \) or \( V_{IH} \)) 1 \( \mu \)s prior to and 1 \( \mu \)s after the command sequence.
X can be \( V_{IL} \) or \( V_{IH} \), but no other value.
Not Recommended for New Designs

Figure 10: WE# Controlled Block-Erase Timing Diagram

Note: This device also supports CE# controlled Block-Erase operation. The WE# and CE# signals are interchangeable as long as minimum timings are met. (See Table 17)

BAx = Block Address
AMS = Most significant address
AMS = A21 for SST39VF640xB
WP# must be held in proper logic state (VIL or VIH) 1 µs prior to and 1 µs after the command sequence.
X can be VIL or VIH, but no other value.
Note: This device also supports CE# controlled Sector-Erase operation. The WE# and CE# signals are interchangeable as long as minimum timings are met. (See Table 17)
SAx = Sector Address
AMS = Most significant address
AMS = A21 for SST39VF640xB
WP# must be held in proper logic state (VIL or VIH) 1 µs prior to and 1 µs after the command sequence.
X can be VIL or VIH, but no other value.

Figure 11: WE# Controlled Sector-Erase Timing Diagram
Figure 12: Software ID Entry and Read

Three-Byte Sequence for Software ID Entry

ADDRESS A14-0

<table>
<thead>
<tr>
<th>555</th>
<th>2AA</th>
<th>555</th>
<th>0000</th>
<th>0001</th>
</tr>
</thead>
</table>

CE#

OE#

WE#

DQ15-0

<table>
<thead>
<tr>
<th>XXAA</th>
<th>XX55</th>
<th>XX90</th>
<th>00BF</th>
<th>Device ID</th>
</tr>
</thead>
</table>

Note: Device ID = 236DH for SST39VF6401B and 236CH for SST39VF6402B

WP# must be held in proper logic state (VIL or VIH) 1 µs prior to and 1 µs after the command sequence.

X can be VIL or VIH, but no other value.

Figure 13: CFI Query Entry and Read

Three-Byte Sequence for CFI Query Entry

ADDRESS A14-0

<table>
<thead>
<tr>
<th>555</th>
<th>2AA</th>
<th>555</th>
</tr>
</thead>
</table>

CE#

OE#

WE#

DQ15-0

<table>
<thead>
<tr>
<th>XXAA</th>
<th>XX55</th>
<th>XX98</th>
<th>TAA</th>
</tr>
</thead>
</table>

Note: WP# must be held in proper logic state (VIL or VIH) 1 µs prior to and 1 µs after the command sequence.

X can be VIL or VIH, but no other value.
Figure 14: Software ID Exit/CFI Exit

ADDRESS A14-0

DQ15-0

CE#

OE#

WE#

Note: WP# must be held in proper logic state (VIL or VIH) 1 µs prior to and 1 µs after the command sequence. X can be VIL or VIH, but no other value.

Figure 15: Sec ID Entry

ADDRESS AMS-0

CE#

OE#

WE#

DQ15-0

Note: AMS = Most significant address
AMS = A21 for SST39VF640xB
WP# must be held in proper logic state (VIL or VIH) 1 µs prior to and 1 µs after the command sequence. X can be VIL or VIH, but no other value.
Figure 16: RST# Timing Diagram (When no internal operation is in progress)

Figure 17: RST# Timing Diagram (During Program or Erase operation)
AC test inputs are driven at $V_{IHT}$ (0.9 $V_{DD}$) for a logic “1” and $V_{ILT}$ (0.1 $V_{DD}$) for a logic “0”. Measurement reference points for inputs and outputs are $V_{IT}$ (0.5 $V_{DD}$) and $V_{OT}$ (0.5 $V_{DD}$). Input rise and fall times (10% ↔ 90%) are <5 ns.

**Note:**
- $V_{IT}$ - $V_{INPUT}$ Test
- $V_{OT}$ - $V_{OUTPUT}$ Test
- $V_{IHT}$ - $V_{INPUT}$ HIGH Test
- $V_{ILT}$ - $V_{INPUT}$ LOW Test

**Figure 18:** AC Input/Output Reference Waveforms

**Figure 19:** A Test Load Example
Figure 20: Word-Program Algorithm

X can be VIL or VIH, but no other value
Figure 21: Wait Options

- **Internal Timer**
  - Program/Erase Initiated
  - Wait TBP, TSCE, TSE or TBE
  - Program/Erase Completed

- **Toggle Bit**
  - Program/Erase Initiated
  - Read word
  - Read same word
  - Does DQ₆ match?
    - Yes → Program/Erase Completed
    - No → Program/Erase Completed

- **Data# Polling**
  - Program/Erase Initiated
  - Read DQ₇
  - Is DQ₇ = true data?
    - Yes → Program/Erase Completed
    - No → Program/Erase Completed
Figure 22: Software ID/CFI Entry Command Flowcharts

- **CFI Query Entry Command Sequence**
  - Load data: XXAAH
    - Address: 555H
    - Load data: XX55H
      - Address: 2AAH
    - Load data: XX98H
      - Address: 555H
    - Wait T\text{ID}A
    - Read CFI data

- **Sec ID Query Entry Command Sequence**
  - Load data: XXAAH
    - Address: 555H
    - Load data: XX55H
      - Address: 2AAH
    - Load data: XX88H
      - Address: 555H
    - Wait T\text{ID}A
    - Read Sec ID

- **Software Product ID Entry Command Sequence**
  - Load data: XXAAH
    - Address: 555H
    - Load data: XX55H
      - Address: 2AAH
    - Load data: XX90H
      - Address: 555H
    - Wait T\text{ID}A
    - Read Software ID

X can be V\text{IL} or V\text{IH}, but no other value
Figure 23: Software ID/CFI Exit Command Flowcharts
Figure 24: Erase Command Sequence

Chip-Erase Command Sequence
- Load data: XXAAH
  Address: 555H
- Load data: XX55H
  Address: 2AAH
- Load data: XX80H
  Address: 555H
- Load data: XXAAH
  Address: 555H
- Load data: XX55H
  Address: 2AAH
- Load data: XX10H
  Address: 555H
- Wait TSCE
- Chip erased to FFFFH

Sector-Erase Command Sequence
- Load data: XXAAH
  Address: 555H
- Load data: XX55H
  Address: 2AAH
- Load data: XX80H
  Address: 555H
- Load data: XXAAH
  Address: 555H
- Load data: XX55H
  Address: 2AAH
- Load data: XX50H
  Address: SAX
- Wait TSE
- Sector erased to FFFFH

Block-Erase Command Sequence
- Load data: XXAAH
  Address: 555H
- Load data: XX55H
  Address: 2AAH
- Load data: XX80H
  Address: 555H
- Load data: XXAAH
  Address: 555H
- Load data: XX55H
  Address: 2AAH
- Load data: XX30H
  Address: BAX
- Wait TBE
- Block erased to FFFFH

X can be V\text{IL} or V\text{IH}, but no other value
### Product Ordering Information

<table>
<thead>
<tr>
<th>SST</th>
<th>39</th>
<th>VF</th>
<th>6401B</th>
<th>-</th>
<th>70</th>
<th>-</th>
<th>4I</th>
<th>-</th>
<th>QAE</th>
</tr>
</thead>
<tbody>
<tr>
<td>XX</td>
<td>XX</td>
<td>XXXX</td>
<td>-</td>
<td>XX</td>
<td>-</td>
<td>XX</td>
<td>-</td>
<td>XXX</td>
<td></td>
</tr>
</tbody>
</table>

**Environmental Attribute**
- E¹ = non-Pb

**Package Modifier**
- K = 48 balls or leads

**Package Type**
- E = TSOP (type1, die up, 12mm x 20mm)
- B1 = TFBGA (8mm x 10mm, 0.8mm pitch)

**Temperature Range**
- C = Commercial = 0°C to +70°C
- I = Industrial = -40°C to +85°C

**Minimum Endurance**
- 4 = 10,000 cycles

**Read Access Speed**
- 70 = 70 ns

**Hardware Block Protection**
- 1 = Bottom Boot-Block
- 2 = Top Boot-Block

**Device Density**
- 640 = 64 Mbit

**Voltage**
- V = 2.7-3.6V

**Product Series**
- 39 = Multi-Purpose Flash Plus

---

**Valid Combinations for SST39VF6401B**
- SST39VF6401B-70-4C-EKE
- SST39VF6401B-70-4I-EKE
- SST39VF6401B-70-4C-B1KE
- SST39VF6401B-70-4I-B1KE

**Valid Combinations for SST39VF6402B**
- SST39VF6402B-70-4C-EKE
- SST39VF6402B-70-4I-EKE
- SST39VF6402B-70-4C-B1KE
- SST39VF6402B-70-4I-B1KE

**Note:** Valid combinations are those products in mass production or will be in mass production. Consult your Microchip sales representative to confirm availability of valid combinations and to determine availability of new combinations.

---

1. Environmental suffix “E” denotes non-Pb solder. non-Pb solder devices are “RoHS Compliant”. 

---

©2015-2018 DS20005008C
Packaging Diagrams

Figure 25: 48-lead Thin Small Outline Package (TSOP) 12mm x 20mm
Package Code: EK

Note: 1. Complies with JEDEC publication 95 MO-142 DD dimensions, although some dimensions may be more stringent.
2. All linear dimensions are in millimeters (max/min).
3. Coplanarity: 0.1 mm
4. Maximum allowable mold flash is 0.15 mm at the package ends, and 0.25 mm between leads.
Figure 26: 48-ball Thin-profile, Fine-pitch Ball Grid Array (TFBGA) 8mm x 10mm
Package Code: B1K
Table 18: Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Description</th>
<th>Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>• Initial release</td>
<td>Mar 2005</td>
</tr>
<tr>
<td>01</td>
<td>• Clarified JEDEC software command compatibility on page 1</td>
<td>May 2005</td>
</tr>
<tr>
<td>02</td>
<td>• Changed document phase from Preliminary Information to Data Sheet</td>
<td>Jul 2006</td>
</tr>
<tr>
<td>A</td>
<td>• Removed Pb and 90ns parts</td>
<td>Aug 2011</td>
</tr>
<tr>
<td></td>
<td>• Marked the document “Not Recommended for New Designs”</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Applied new document format</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Released document under letter revision system</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Updated Spec number from S71288 to DS25008</td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>• Updated “Not Recommended for New Designs” statement on page 1.</td>
<td>Aug 2015</td>
</tr>
<tr>
<td>C</td>
<td>• Corrected part number included with “Not Recommended for New Designs”</td>
<td>May 2018</td>
</tr>
<tr>
<td></td>
<td>statement” at the top of page 1.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Updated Microchip trademark and sales and service information.</td>
<td></td>
</tr>
</tbody>
</table>
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.

- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

- Microchip is willing to work with the customer who is concerned about the integrity of their code.

- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHATSOEVER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Hello, JukeBlox, KEELOG, KEELOG logo, Kleer, LANCheck, LINK MD, maxStylus, maxTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNic, SST, SST logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.


SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KeeLoq® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV

ISO/TS 16949

© 2018 Microchip Technology Inc.
Worldwide Sales and Service

**AMERICAS**
Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/support
Web Address:
www.microchip.com

**Atlanta**
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

**Austin, TX**
Tel: 512-257-3370

**Boston**
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

**Chicago**
Itasca, IL
Tel: 630-285-0074
Fax: 630-285-0075

**Dallas**
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

**Detroit**
Novi, MI
Tel: 248-848-4000

**Houston, TX**
Tel: 281-894-5983

**Indianapolis**
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

**Los Angeles**
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

**Raleigh, NC**
Tel: 919-844-7510

**New York, NY**
Tel: 631-435-6000

**San Jose, CA**
Tel: 408-735-9110
Tel: 408-346-4270

**Canada - Toronto**
Tel: 905-695-1980
Fax: 905-695-2078

**ASIA/PACIFIC**

**Australia - Sydney**
Tel: 61-2-9886-6733

**China - Beijing**
Tel: 86-10-8569-7000

**China - Chengdu**
Tel: 86-28-8665-5511

**China - Chongqing**
Tel: 86-23-8980-9588

**China - Dongguan**
Tel: 86-769-8702-9880

**China - Guangzhou**
Tel: 86-20-8755-8029

**China - Hangzhou**
Tel: 86-571-8792-8115

**China - Hong Kong SAR**
Tel: 852-2943-5100

**China - Nanjing**
Tel: 86-25-8473-2460

**China - Qingdao**
Tel: 86-532-8502-7355

**China - Shanghai**
Tel: 86-21-3326-8000

**China - Shenyang**
Tel: 86-24-2334-2829

**China - Shenzhen**
Tel: 86-755-8864-2200

**China - Suzhou**
Tel: 86-186-6233-1526

**China - Wuhan**
Tel: 86-27-5980-5300

**China - Xian**
Tel: 86-29-8833-7252

**China - Xiamen**
Tel: 86-592-2386138

**China - Zuhai**
Tel: 86-756-3210040

**ASIA/PACIFIC**

**India - Bangalore**
Tel: 91-80-3090-4444

**India - New Delhi**
Tel: 91-11-4160-8631

**India - Pune**
Tel: 91-20-4121-0141

**Japan - Osaka**
Tel: 81-6-6152-7160

**Japan - Tokyo**
Tel: 81-3-6880-3770

**Korea - Daegu**
Tel: 82-53-744-4301

**Korea - Seoul**
Tel: 82-2-554-7200

**Malaysia - Kuala Lumpur**
Tel: 60-3-7651-7906

**Malaysia - Penang**
Tel: 60-4-227-8870

**Philippines - Manila**
Tel: 63-2-634-9065

**Singapore**
Tel: 65-6334-8870

**Taiwan - Hsin Chu**
Tel: 886-3-577-8366

**Taiwan - Kaohsiung**
Tel: 886-7-213-7830

**Taiwan - Taipei**
Tel: 886-2-2508-8600

**Thailand - Bangkok**
Tel: 66-2-694-1351

**Vietnam - Ho Chi Minh**
Tel: 84-28-5448-2100

**EUROPE**

**Austria - Wels**
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

**Denmark - Copenhagen**
Tel: 45-4450-2828
Fax: 45-4485-2829

**Finland - Espoo**
Tel: 358-9-4520-820

**France - Paris**
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

**Germany - Garching**
Tel: 49-8931-9700

**Germany - Haan**
Tel: 49-2129-3766400

**Germany - Heilbronn**
Tel: 49-7131-67-3636

**Germany - Karlsruhe**
Tel: 49-721-625370

**Germany - Munich**
Tel: 49-89-830-7907-0
Fax: 49-89-830-7907-4

**Germany - Rosenheim**
Tel: 49-8031-354-560

**Israel - Ra'anana**
Tel: 972-9-744-7705

**Italy - Milan**
Tel: 39-0331-742611
Fax: 39-0331-466781

**Italy - Padova**
Tel: 39-049-7625286

**Netherlands - Drunen**
Tel: 31-416-690399
Fax: 31-416-690340

**Norway - Trondheim**
Tel: 47-7289-7561

**Poland - Warsaw**
Tel: 48-22-3325737

**Romania - Bucharest**
Tel: 40-21-407-87-50

**Spain - Madrid**
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

**Sweden - Gothenberg**
Tel: 46-31-704-60-40

**Sweden - Stockholm**
Tel: 46-8-5090-4654

**UK - Wokingham**
Tel: 44-118-921-5800
Fax: 44-118-921-5820