Section 11. Timers

HIGHLIGHTS

This section of the manual contains the following topics:

11.1 Introduction ................................................................. 11-2
11.2 Timer Variants .............................................................. 11-3
11.3 Control Registers .......................................................... 11-6
11.4 Modes of Operation ....................................................... 11-10
11.5 Timer Interrupts ............................................................. 11-15
11.6 32-Bit Timer Configuration ............................................ 11-16
11.7 32-Bit Timer Modes of Operation ................................. 11-18
11.8 Timer Operation in Power-Saving Modes ...................... 11-20
11.9 Peripherals Using Timer Modules ................................. 11-21
11.10 Register Maps ............................................................ 11-22
11.11 Related Application Notes .......................................... 11-24
11.12 Revision History .......................................................... 11-25
11.1 INTRODUCTION

The dsPIC33E/PIC24E device family offers several 16-bit timer modules. With certain exceptions, all of the 16-bit timers have the same functional circuitry, and are classified into three types according to their functional differences:

- Type A timer (Timer1)
- Type B timer (Timer2, Timer4, Timer6 and Timer8)
- Type C timer (Timer3, Timer5, Timer7 and Timer9)

The Type B and Type C timers can be combined to form a 32-bit timer.

Each timer module is a 16-bit timer/counter consisting of the following readable/writable registers:

- TMRx: 16-bit Timer Count register
- PRx: 16-bit Timer Period register associated with the timer
- TxCON: 16-bit Timer Control register associated with the timer

Each timer module also has these associated bits for interrupt control:

- Interrupt Enable Control bit (TxIE)
- Interrupt Flag Status bit (TxIF)
- Interrupt Priority Control bits (TxIP<2:0>)

Note 1: Each dsPIC33E/PIC24E device variant can have one or more timer modules. For more information, refer to the specific device data sheet.

2: An ‘x’ used in the names of pins, control/status bits and registers denotes the particular timer number (x = 1 to 9).

3: A ‘y’ used in the names of pins, control/status bits and registers denotes the particular Type C timer number (y = 3, 5, 7, and 9).
11.2  TIMER VARIANTS

This section describes the different types of timers available on the dsPIC33E/PIC24E family of devices.

11.2.1  Type A Timer

Timer1 is a Type A timer. The Type A timer has the following unique features over other types of timers:

- Can be operated from the low-power 32 kHz crystal oscillator available on the device
- Can be operated in Asynchronous Counter mode from an external clock source
- Optionally, the external clock input (TxCK) can be synchronized to the internal device clock and clock synchronization is performed after TxCK is divided by the prescaler. The advantage of clock synchronization after division by the prescaler is explained in the Section 11.4.3 “Synchronous Counter Mode”.

The unique features of a Type A timer allow it to be used for Real Time Clock (RTC) applications. Figure 11-1 illustrates a block diagram of a Type A timer.

Figure 11-1:  Type A Timer Block Diagram

Note 1:  FCY is the instruction cycle clock.

2:  For more information on secondary oscillator, refer to Section 7. “Oscillator” (DS70580).
11.2.2 Type B Timer

Timer2, Timer4, Timer6 and Timer8, if present, are Type B timers. The Type B timer has the following specific features:

- It can be concatenated with a Type C timer to form a 32-bit timer
- The external clock input (TxCK) is always synchronized to the internal device clock and clock synchronization is performed after TxCK is divided by the prescaler. The advantage of clock synchronization after division by the prescaler is explained in 11.4.3 “Synchronous Counter Mode”

Figure 11-2 illustrates a block diagram of the Type B timer.

Figure 11-2: Type B Timer Block Diagram

Note 1: FCY is the instruction cycle clock.
11.2.3 Type C Timer

Timer3, Timer5, Timer7 and Timer9, if present, are Type C timers. The Type C timer has the following specific features:

• It can be concatenated with a Type B timer to form a 32-bit timer
• At least one Type C timer has the ability to trigger an Analog-to-Digital (A/D) conversion
• The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed using TxCK, after which this synchronized clock is divided by the prescaler

Figure 11-3 illustrates a block diagram of the Type C timer.

Figure 11-3: Type C Timer Block Diagram

---

**Note 1:** FCY is the instruction cycle clock.

**Note 2:** ADC trigger is available only on TMR3 and TMR5.
11.3 CONTROL REGISTERS

This section outlines the functions of specific timer control registers.

- **TxCON: Type A Timer Control Register (x = 1)**
  This register controls the configuration of a Type A timer.

- **TxCON: Type B Timer Control Register (x = 2, 4, 6, 8)**
  This register controls the configuration of a Type B timer.

- **TxCON: Type C Timer Control Register (x = 3, 5, 7, 9)**
  This register controls the configuration of a Type C timer.

In addition to the above registers, each timer has the following 16-bit registers associated with it.

- **PRx: Timer Period Register (x = 1 through 9)**
  This is the 16-bit timer period register.

- **TMRx: Timer Count Register (x = 1 through 9)**
  This is the 16-bit timer count register.

- **TMRxHLD: Timer Hold Register (x = 3, 5, 7, and 9)**
  This register is used in 32-bit Timer mode read/write operations.
### Section 11. Timers

**Register 11-1:  TxCON: Type A Timer Control Register (x = 1)**

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>U-0</th>
<th>R/W-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>TON</td>
<td>—</td>
<td>TSIDL</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

**Legend:**
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- ‘-n’ = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- **x** = Bit is unknown

**bit 15**
- **TON**: Timer On bit
  - 1 = Starts the timer
  - 0 = Stops the timer

**bit 14**
- **Unimplemented**: Read as ‘0’

**bit 13**
- **TSIDL**: Stop in Idle Mode bit
  - 1 = Discontinue timer operation when device enters Idle mode
  - 0 = Continue timer operation in Idle mode

**bit 12-7**
- **Unimplemented**: Read as ‘0’

**bit 6**
- **TGATE**: Timer Gated Time Accumulation Enable bit
  - When TCS = 1:
    - This bit is ignored
  - When TCS = 0:
    - 1 = Gated time accumulation enabled
    - 0 = Gated time accumulation disabled

**bit 5-4**
- **TCKPS<1:0>**: Timer Input Clock Prescale Select bits
  - 11 = 1:256 prescale value
  - 10 = 1:64 prescale value
  - 01 = 1:8 prescale value
  - 00 = 1:1 prescale value

**bit 3**
- **Unimplemented**: Read as ‘0’

**bit 2**
- **TSYNC**: Timer External Clock Input Synchronization Select bit
  - When TCS = 1:
    - 1 = Synchronize external clock input
    - 0 = Do not synchronize external clock input
  - When TCS = 0:
    - This bit is ignored. Read as ‘0’. Timer uses the internal clock when TCS = 0

**bit 1**
- **TCS**: Timer Clock Source Select bit
  - 1 = External clock from TxCK pin (on the rising edge), also used as a clock request to SOSC
  - 0 = Internal clock (Fosc/2)

**bit 0**
- **Unimplemented**: Read as ‘0’
Register 11-2: TxCON: Type B Timer Control Register (x = 2, 4, 6, 8)

<table>
<thead>
<tr>
<th>bit 15</th>
<th>bit 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>TON</td>
<td>-</td>
</tr>
<tr>
<td>bit 7</td>
<td>bit 0</td>
</tr>
<tr>
<td>U-0</td>
<td>R/W-0</td>
</tr>
<tr>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
<tr>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
<tr>
<td>R/W-0</td>
<td>U-0</td>
</tr>
<tr>
<td>U-0</td>
<td>U-0</td>
</tr>
</tbody>
</table>

Legend:
- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as ‘0’
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- x = Bit is unknown

**bit 15**
- **TON**: Timerx On bit
  - When T32 = 1 (in 32-bit Timer mode):
    - 1 = Starts 32-bit TMRy(1):TMRx timer pair
    - 0 = Stops 32-bit TMRy(1):TMRx timer pair
  - When T32 = 0 (in 16-bit Timer mode):
    - 1 = Starts 16-bit timer
    - 0 = Stops 16-bit timer

**bit 14**
- **Unimplemented**: Read as ‘0’

**bit 13**
- **TSIDL**: Stop in Idle Mode bit
  - 1 = Discontinue timer operation when device enters Idle mode
  - 0 = Continue timer operation in Idle mode

**bit 12-7**
- **Unimplemented**: Read as ‘0’

**bit 6**
- **TGATE**: Timerx Gated Time Accumulation Enable bit
  - When TCS = 1:
    - This bit is ignored
  - When TCS = 0:
    - 1 = Gated time accumulation enabled
    - 0 = Gated time accumulation disabled

**bit 5-4**
- **TCKPS<1:0>**: Timerx Input Clock Prescale Select bits
  - 11 = 1:256 prescale value
  - 10 = 1:64 prescale value
  - 01 = 1:8 prescale value
  - 00 = 1:1 prescale value

**bit 3**
- **T32**: 32-Bit Timerx Mode Select bit
  - 1 = TMRx and TMRy(1) form a 32-bit timer
  - 0 = TMRx and TMRy(1) form separate 16-bit timer

**bit 2**
- **Unimplemented**: Read as ‘0’

**bit 1**
- **TCS**: Timerx Clock Source Select bit
  - 1 = External clock from TxCK pin (on the rising edge)
  - 0 = Internal clock (Fosc/2)

**bit 0**
- **Unimplemented**: Read as ‘0’

**Note 1**: TMRy is a Type C timer (y = 3, 5, 7, and 9)
### Register 11-3: TxCN: Type C Timer Control Register (x = 3, 5, 7, 9)

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>U-0</th>
<th>R/W-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>TON(2)</td>
<td>—</td>
<td>TSIDL(1)</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>U-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>U-0</th>
<th>U-0</th>
<th>R/W-0</th>
<th>U-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>—</td>
<td>TGATE(2)</td>
<td>TCKPS&lt;1:0&gt;(2)</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>TCS(2)</td>
<td>—</td>
</tr>
</tbody>
</table>

#### Legend:
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- -n = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- x = Bit is unknown

#### Bit Descriptions:
- **bit 15**
  - **TON**: Timerx On bit(2)
  - 1 = Starts 16-bit Timerx
  - 0 = Stops 16-bit Timerx

- **bit 14**
  - Unimplemented: Read as ‘0’

- **bit 13**
  - **TSIDL**: Stop in Idle Mode bit (1)
  - 1 = Discontinue timer operation when device enters Idle mode
  - 0 = Continue timer operation in Idle mode

- **bit 12-7**
  - Unimplemented: Read as ‘0’

- **bit 6**
  - **TGATE**: Timerx Gated Time Accumulation Enable bit(2)
    - When TCS = 1:
      - This bit is ignored
    - When TCS = 0:
      - 1 = Gated time accumulation enabled
      - 0 = Gated time accumulation disabled

- **bit 5-4**
  - **TCKPS<1:0>**: Timerx Input Clock Prescale Select bits(2)
    - 11 = 1:256 prescale value
    - 10 = 1:64 prescale value
    - 01 = 1:8 prescale value
    - 00 = 1:1 prescale value

- **bit 3-2**
  - Unimplemented: Read as ‘0’

- **bit 1**
  - **TCS**: Timerx Clock Source Select bit(2)
    - 1 = External clock from TxCK pin (on the rising edge)
    - 0 = Internal clock (Fosc/2)

- **bit 0**
  - Unimplemented: Read as ‘0’

#### Notes:
1. When 32-bit timer operation is enabled (T32 = 1) in Type B Timer Control (TxCON<3>) register, TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.
2. These bits have no effect when the 32-bit timer operation is enabled (T32 = 1) in the Type B Timer Control (TxCON<3>) register.
11.4 MODES OF OPERATION

The timer module can operate in one of the following modes:

- Timer mode
- Gated Timer mode
- Synchronous Counter mode
- Asynchronous Counter mode (Type A timer only)

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FCy). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the TxCK pin.

The timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TSYNC (TxCON<2>): Timer Synchronization Control bit (Type A timer only)
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are listed in Table 11-1, as follows:

Table 11-1: Timer Modes Configuration

<table>
<thead>
<tr>
<th>Mode</th>
<th>Bit Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TCS</td>
</tr>
<tr>
<td>Timer</td>
<td>0</td>
</tr>
<tr>
<td>Gated timer</td>
<td>0</td>
</tr>
<tr>
<td>Synchronous counter</td>
<td>1</td>
</tr>
<tr>
<td>Asynchronous counter</td>
<td>1</td>
</tr>
</tbody>
</table>

Note 1: TSYNC bit is available for Type A timer only and is ignored for both timer modes.

2: TGATE bit is ignored for both the counter modes.

3: Asynchronous Counter mode is supported by Type A timer only.

The input clock (FCy or TxCK) to all 16-bit timers has prescale options of 1:1, 1:8, 1:64 and 1:256. The clock prescaler is selected using the Timer Clock Prescaler (TCKPS<1:0>) bits in the Timer Control (TxCON<5:4>) register. The prescaler counter is cleared when any of the following occurs:

- A write to the Timer register (TMRx) or Timer Control (TxCON) register
- Clearing the Timer Enable (TON) bit in the Timer Control (TxCON<15>) register
- Any device Reset

The timer module is enabled or disabled using the TON bit (TxCON<15>).

The timer may be used by other dsPIC33E/PIC24E device modules, such as:

- Input Capture
- Output Compare
- Real-Time Clock
11.4.1 Timer Mode

In Timer mode, the input clock to the timer is derived from the internal clock (FCY), divided by a programmable prescaler. When the timer is enabled, it increments by one on every rising edge of the input clock and generates an interrupt on a period match. Figure 11-4 illustrates the timer operation.

To configure Timer mode:
1. Clear the TCS control bit (TxCON<11>) to select the internal clock source.
2. Clear the TGATE control bit (TxCON<6>) to disable Gated Timer mode operation.

Setting the TSYNC bit (TxCON<2>) has no effect because the internal clock is always synchronized.

Example 11-1 provides the code sequence to set up Timer1 in 16-bit Timer mode. This code generates an interrupt on every 10 cycles of the timer input clock.

Example 11-1: Initialization Code for 16-bit Timer Mode

```c
T1CONbits.TON = 0; // Disable Timer
T1CONbits.TCS = 0; // Select internal instruction cycle clock
T1CONbits.TGATE = 0; // Disable Gated Timer mode
T1CONbits.TCKPS = 0b011; // Select 1:8 Prescaler
TMR1 = 0x00; // Clear timer register
PR1 = 9; // Load the period value
IFC0bits.T1IF = 0x01; // Set Timer 1 Interrupt Priority Level
IFS0bits.T1IF = 0; // Clear Timer 1 Interrupt Flag
IEC0bits.T1IE = 1; // Enable Timer1 interrupt
T1CONbits.TON = 1; // Start Timer

/* Example code for Timer1 ISR*/
void __attribute__((__interrupt__, no_auto_psv)) _T1Interrupt(void)
{
    IFS0bits.T1IF = 0; //Clear Timer1 interrupt flag
}
```

Figure 11-4: Interrupt Timing for Timer Period Match
11.4.2 Gated Timer Mode

When the timer module operates with the internal clock (TCS = 0), Gated Timer mode can be used to measure the duration of an external gate signal. In this mode, the timer increments by one on every rising edge of the input clock as long as the external gate signal at the TxCK pin is high. The timer interrupt is generated on the falling edge of the TxCK pin. Figure 11-5 illustrates Gated Timer mode operation.

To configure the Gated Timer mode:
1. Set the TGATE control bit (TxCON<6>) to enable gated timer operation.
2. Clear the TCS control bit (TxCON<11>) to select the internal clock source.

Setting the TSYNC bit (TxCON<2>) has no effect because the internal clock is always synchronized.

Example 11-2 provides the code sequence to measure pulse width (T1CK) in Gated Timer mode.

Example 11-2: Initialization Code for 16-bit Gated Timer Mode

```c
T1CONbits.TON = 0; // Disable Timer
T1CONbits.TCS = 0; // Select internal instruction cycle clock
T1CONbits.TGATE = 1; // Enable Gated Timer mode
T1CONbits.TCKPS = 0b00; // Select 1:1 Prescaler
TMR1 = 0x00; // Clear timer register
PR1 = 9; // Load the period value
IPC0bits.T1IP = 0x01; // Set Timer 1 Interrupt Priority Level
IFS0bits.T1IF = 0; // Clear Timer 1 Interrupt Flag
IEC0bits.T1IE = 1; // Enable Timer1 interrupt
T1CONbits.TON = 1; // Start Timer

/* Example code for Timer1 ISR*/
void __attribute__((__interrupt__, no_auto_psv)) _T1Interrupt(void)
{
  /* Interrupt Service Routine code goes here */
  IFS0bits.T1IF = 0; // Clear Timer1 interrupt flag
}
```

Figure 11-5: Gated Timer Mode Operation
11.4.3 Synchronous Counter Mode

In Synchronous Counter mode, the input clock to the timer is derived from the external clock input divided by a programmable prescaler. In this mode, the external clock input is synchronized with the internal device clock. When the timer is enabled, it increments by one on every rising edge of the input clock, and generates an interrupt on a period match.

To configure Synchronous Counter mode:

- Set the TSYNC control bit (TxCON<2>) for a Type A timer to enable clock synchronization.
  For a Type B or Type C timer, the external clock input is always synchronized.
- Set the TCS control bit (TxCON<1>) to select the external clock source.

A timer operating from a synchronized external clock source does not operate in Sleep mode, because the synchronization circuit is shut off during Sleep mode.

For Type C timers, it is necessary for the external clock input period to be high for at least 0.5 TCy (and an additional input buffer delay of 20 ns), and low for at least 0.5 TCy (and an additional input buffer delay of 20 ns) for proper synchronization.

The clock synchronization for a Type A and Type B timer is performed after the prescaler and the prescaler output changes on the rising edge of the input. Therefore, for a Type A and Type B timer, the external clock input period must be at least 0.5 TCy (and an additional input buffer delay of 20 ns) divided by the prescaler value.

However, the high and low time of the external clock input must not violate the minimum pulse-width requirement of 10 ns nominal (or 50 MHz nominal frequency).

**Note 1:** For the external clock timing requirement in Synchronous Counter mode, refer to the “Electrical Characteristics” chapter of the specific device data sheet.

**2:** Timers, when configured for the External Counter mode (TCS = 1), operate as follows: Type A and Type B timers start counting from the second rising edge, while Type C timers start counting from the first rising edge.

**3:** After a period match, the TMRx register resets on the subsequent rising edge of the timer clock input.

**4:** The TxF bit is set one instruction cycle after a period match.

Example 11-3 provides the code sequence to set up the Timer1 module in Synchronous Counter mode. This code generates an interrupt after counting 1000 rising edges in the TxCK pin.

**Example 11-3: Initialization Code for 16-bit Synchronous Counter Mode**

```c
T1CONbits.TON = 0;  // Disable Timer
T1CONbits.TCS = 1;   // Select external clock source
T1CONbits.TSYNC = 1; // Enable Synchronization
T1CONbits.TCKPS = 0b00; // Select 1:1 Prescaler
TMR1 = 0x00;         // Clear timer register
FRI = 999;           // Load the period value
IPC0bits.T1IP = 0x01; // Set Timer 1 Interrupt Priority Level
IFS0bits.T1IF = 0;   // Clear Timer 1 Interrupt Flag
IEC0bits.T1IE = 1;   // Enable Timer1 interrupt
T1CONbits.TON = 1;   // Start Timer

/* Example code for Timer1 ISR*/
void __attribute__((__interrupt__, no_auto_psv)) _T1Interrupt(void)
{
  /* Interrupt Service Routine code goes here */

  IFS0bits.T1IF = 0;   // Clear Timer1 interrupt flag
}
```

© 2010 Microchip Technology Inc.
11.4.4 Asynchronous Counter Mode (Type A Timer only)

The Type A timer can operate in an Asynchronous Counting mode. In Asynchronous Counter mode, the input clock to the timer is derived from the external clock input (TxCK) divided by a programmable prescaler. In this mode, the external clock input is not synchronized with the internal device clock. When enabled, the timer increments by one on every rising edge of the input clock and generates an interrupt on a period match.

To configure the Asynchronous Counter mode:

1. Clear the TSYNC control bit (TxCON<2>) to disable clock synchronization.
2. Set the TCS control bit (TxCON<11>) to select the external clock source.

In Asynchronous Counter mode:

• The timer can be clocked from the low-power 32 kHz secondary crystal oscillator for Real-Time Clock (RTC) applications by setting the Secondary Oscillator Enable (LPOSCEN) bit in the Oscillator Control (OSCCON<1>) register. For more information, refer to Section 7. “Oscillator” (DS70580).
• The timer can operate during Sleep mode if the external clock input is active or the secondary oscillator is enabled. It can generate an interrupt (if enabled) on a period register match to wake-up the processor from Sleep mode.

In Asynchronous Counter mode, the external clock input high and low time should not violate the minimum pulse width requirement of 10 ns nominal (or 50 MHz nominal frequency).

**Note 1:** For the external clock timing requirement in Asynchronous Counter mode, refer to the “Electrical Characteristics” chapter of the specific device data sheet.

2: After a period match, the TMRx register resets on the subsequent rising edge of the timer clock input.

3: The TxIF bit is set one instruction cycle after a period match.

Example 11-4 provides the code sequence to set up the Timer1 module in Asynchronous Counter mode. This code generates an interrupt every second when running on 32 kHz clock input.

**Example 11-4: Initialization Code for 16-Bit Asynchronous Counter Mode**

```c
T1CONbits.TON = 0; // Disable Timer
T1CONbits.TCS = 1; // Select external clock
T1CONbits.TSYNC = 0; // Disable Synchronization
T1CONbits.TCKPS = 0b00; // Select 1:1 Prescaler
TMR1 = 0x00; // Clear timer register
PR1 = 32767; // Load the period value

IPC0bits.T1IP = 0x01; // Set Timer 1 Interrupt Priority Level
IFS0bits.T1IF = 0; // Clear Timer 1 Interrupt Flag
IEC0bits.T1IE = 1; // Enable Timer1 interrupt

T1CONbits.TON = 1; // Start Timer

/* Example code for Timer1 ISR*/
void __attribute__((__interrupt__, no_auto_psv)) _T1Interrupt(void)
{
  /* Interrupt Service Routine code goes here */

  IFS0bits.T1IF = 0; //Clear Timer1 interrupt flag
}
```
11.5 TIMER INTERRUPTS

A timer interrupt is generated:

• On a period match for Timer mode or Synchronous/Asynchronous Counter modes (see Figure 11-4)
• On the falling edge of the “gate” signal at the TxCK pin for Gated Timer mode (see Figure 11-5)

The Timer Interrupt Flag (TxIF) bit must be cleared in software.

A timer is enabled as a source of interrupt through the respective Timer Interrupt Enable (TxIE) bit. The interrupt priority level (TxIP<2:0>) bits must be written with a non-zero value for the timer to be a source of interrupt. For more information, refer to Section 6. “Interrupts”.

Note: A special case occurs when the period register, PRx, is loaded with 0x0000 and the timer is enabled. No timer interrupts are generated for this configuration.
11.6  32-BIT TIMER CONFIGURATION

A 32-bit timer module can be formed by combining Type B and Type C 16-bit timers. For 32-bit timer operation, the T32 control bit in the Type B Timer Control register (TxCON<3>) must be set. The Type C timer holds the most significant word (msw) and the Type B timer holds the least significant word (lsw) for 32-bit operation.

When configured for 32-bit operation, only the Type B Timer Control (TxCON) register bits are required for setup and control. With the exception of the TSIDL bit, all Type C timer control register bits are ignored. For more information, see 11.8.2 “Timer Operation in Idle Mode”.

For interrupt control, the combined 32-bit timer uses the interrupt enable, interrupt flag, and interrupt priority control bits of the Type C timer. The interrupt control and status bits for the Type B timer are ignored during 32-bit timer operation.

Table 11-2 lists the Type B and Type C timers that can be combined to form a 32-bit timer.

Table 11-2: 32-bit Timer Combinations

<table>
<thead>
<tr>
<th>TYPE B timer (lsw)</th>
<th>TYPE C timer (msw)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timer2</td>
<td>Timer3</td>
</tr>
<tr>
<td>Timer4</td>
<td>Timer5</td>
</tr>
<tr>
<td>Timer6</td>
<td>Timer7</td>
</tr>
<tr>
<td>Timer8</td>
<td>Timer9</td>
</tr>
</tbody>
</table>

A block diagram representation of the 32-bit timer module is illustrated in Figure 11-6. The 32-timer module can operate in any of the following modes:

- Timer
- Gated Timer
- Synchronous Counter

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FCY). In Synchronous Counter mode, the input clock is derived from the Type B timer external clock input at the TxCK pin.

The 32-bit timer modes are determined by the following bits in the Type B timer control registers:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are listed in the Table 11-3.

Table 11-3: Timer Mode Configuration

<table>
<thead>
<tr>
<th>Mode</th>
<th>Bit Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TCS</td>
</tr>
<tr>
<td>Timer</td>
<td>0</td>
</tr>
<tr>
<td>Gated Timer</td>
<td>0</td>
</tr>
<tr>
<td>Synchronous Counter</td>
<td>1</td>
</tr>
</tbody>
</table>

Note 1: Type B and Type C timers do not support the Asynchronous External Clock mode; therefore, 32-bit Asynchronous Counter mode is not supported.

2: After a period match, the TMRx register resets on the subsequent rising edge of the timer clock input.

3: The TxIF bit is set one instruction cycle after a period match.

The input clock (FCY or TxCK) to all 32-bit timers has prescale options of 1:1, 1:8, 1:64 and 1:256. The clock prescaler is selected using the Timer Clock Prescaler (TCKPS<1:0>) bits in the Type B Timer Control (TxCON<5:4>) register. The prescaler counter is cleared when any of the following occurs:

- A write to the Type B Timer register (TMRx) or Type B Timer Control (TxCON) register
- Clearing the Timer Enable (TON) bit in Type B Timer Control (TxCON<15>) register
- Any device Reset
The 32-bit timer module is enabled or disabled using the TON bit (TxCON<15>) in the Type B timer control registers.

For 32-bit read/write operations to be synchronized between the lsw and msw of the 32-bit timer, additional control logic and holding registers are used (see Figure 11-6). Each Type C timer has a register called TMRyHLD that is used when reading or writing the timer register pair. The TMRyHLD registers are used only when their respective timers are configured for 32-bit operation.

Assuming TMR3:TMR2 form a 32-bit timer pair, the user-assigned application should first read the lsw of the timer value from the TMR2 register. The read of the lsw automatically transfers the contents of TMR3 into the TMR3HLD register. The user application can then read TMR3HLD to get the msw of the timer value.

To write a value to the TMR3:TMR2 register pair, the user application should first write the msw to the TMR3HLD register. When the lsw of the timer value is written to TMR2, the contents of TMR3HLD is transferred to the TMR3 register.

Example 11-5 provides the code for accessing the 32-bit timer.

**Example 11-5: 32-Bit Timer Access**

```c
// Reading from 32-bit timer
lsw = TMR2; //Read lsw from the Type B timer register
msw = TMR3HLD; //Read msw from the Type C timer holding register

// Writing to 32-bit timer
TMR3HLD = msw; //Write msw to the Type C timer holding register
TMR2 = lsw; //Write lsw to the Type B timer register
```

**Figure 11-6: Type B/Type C Timer Pair Block Diagram (32-Bit Timer)**

**Note 1:** ADC trigger is only available on TMR3:TMR2 and TMR5:TMR4 32-bit timers.

2: Timerx is a Type B timer (x = 2, 4, 6 and 8).

3: Timery is a Type C timer (y = 3, 5, 7 and 9).
11.7 32-BIT TIMER MODES OF OPERATION

11.7.1 Timer Mode

The 32-bit timer operates similar to a 16-bit timer in Timer mode. Example 11-6 provides the code sequence to set up Timer2 and Timer3 in 32-bit Timer mode.

Example 11-6: Initialization Code for 32-Bit Timer

```c
T3CONbits.TON = 0; // Stop any 16-bit Timer3 operation
T2CONbits.TON = 0; // Stop any 16/32-bit Timer3 operation
T2CONbits.T32 = 1; // Enable 32-bit Timer mode
T2CONbits.TCS = 0; // Select internal instruction cycle clock
T2CONbits.TGATE = 0; // Disable Gated Timer mode
T2CONbits.TCKPS = 0b00; // Select 1:1 Prescaler
TM3 = 0x00; // Clear 32-bit Timer (msw)
TM2 = 0x00; // Clear 32-bit Timer (lsw)
PR3 = 0x0002; // Load 32-bit period value (msw)
PR2 = 0x0000; // Load 32-bit period value (lsw)
IPC2bits.T3IP = 0x01; // Set Timer3 Interrupt Priority Level
IFS0bits.T3IF = 0; // Clear Timer3 Interrupt Flag
IEC0bits.T3IE = 1; // Enable Timer3 interrupt
T2CONbits.TON = 1; // Start 32-bit Timer

/* Example code for Timer3 ISR*/
void __attribute__((__interrupt__, no_auto_psv)) _T3Interrupt(void)
{
    /* Interrupt Service Routine code goes here */

    IFS0bits.T3IF = 0; // Clear Timer3 interrupt flag
}
```

11.7.2 Gated Timer Mode

The 32-bit timer operates similar to a 16-bit timer in Gated Timer mode. Example 11-7 provides the code sequence to set up Timer2 and Timer3 in 32-bit Gated Timer mode.

Example 11-7: Initialization Code for 32-Bit Gated Timer Mode

```c
T3CONbits.TON = 0; // Stop any 16-bit Timer3 operation
T2CONbits.TON = 0; // Stop any 16/32-bit Timer3 operation
T2CONbits.T32 = 1; // Enable 32-bit Timer mode
T2CONbits.TCS = 0; // Select internal instruction cycle clock
T2CONbits.TGATE = 1; // Enable Gated Timer mode
T2CONbits.TCKPS = 0b00; // Select 1:1 Prescaler
TM3 = 0x00; // Clear 32-bit Timer (msw)
TM2 = 0x00; // Clear 32-bit Timer (lsw)
PR3 = 0x0002; // Load 32-bit period value (msw)
PR2 = 0x0000; // Load 32-bit period value (lsw)
IPC2bits.T3IP = 0x01; // Set Timer3 Interrupt Priority Level
IFS0bits.T3IF = 0; // Clear Timer3 Interrupt Flag
IEC0bits.T3IE = 1; // Enable Timer3 interrupt
T2CONbits.TON = 1; // Start 32-bit Timer

/* Example code for Timer3 ISR*/
void __attribute__((__interrupt__, no_auto_psv)) _T3Interrupt(void)
{
    /* Interrupt Service Routine code goes here */

    IFS0bits.T3IF = 0; // Clear Timer3 interrupt flag
}
```
11.7.3 Synchronous Counter Mode

The 32-bit timer operates similar to a 16-bit timer in Synchronous Counter mode. Example 11-8 provides the code sequence to set up Timer2 and Timer3 in 32-bit Synchronous Counter mode.

Example 11-8: Initialization Code for 32-Bit Synchronous Counter Mode

```c
T3CONbits.TON = 0; // Stop any 16-bit Timer3 operation
T2CONbits.TON = 0; // Stop any 16/32-bit Timer3 operation
T2CONbits.T32 = 1; // Enable 32-bit Timer mode
T2CONbits.TCS = 1; // Select External clock
T2CONbits.TCKPS = 0b00; // Select 1:1 Prescaler
TMR3 = 0x00; // Clear 32-bit Timer (msw)
TMR2 = 0x00; // Clear 32-bit Timer (lsw)
PR3 = 0x0002; // Load 32-bit period value (msw)
PR2 = 0x0000; // Load 32-bit period value (lsw)
IPC2bits.T3IP = 0x01; // Set Timer3 Interrupt Priority Level
IFS0bits.T3IF = 0; // Clear Timer3 Interrupt Flag
IEC0bits.T3IE = 1; // Enable Timer3 interrupt
T2CONbits.TON = 1; // Start 32-bit Timer

/* Example code for Timer3 ISR*/
void __attribute__((__interrupt__, no_auto_psv)) _T3Interrupt(void) {
    /* Interrupt Service Routine code goes here */

    IFS0bits.T3IF = 0; // Clear Timer3 interrupt flag
}
```
11.8  TIMER OPERATION IN POWER-SAVING MODES

11.8.1  Timer Operation in Sleep Mode

When the device enters Sleep mode, the system clock is disabled. If the timer module is running from
the internal clock source (FCy), it is disabled as well.

The Type A timer is different from the other timers because it can operate asynchronously from
the system clock source. Because of this distinction, the Type A timer can continue to operate
during Sleep mode. To operate in Sleep mode, the Type A timer must be configured as follows:

- Clear the TSYNC control bit (TxCON<2>) to disable clock synchronization
- Set the TCS control bit (TxCON<11>) to select external clock source
- Enable the secondary oscillator if the external clock input (TxCK) is not active

When all these conditions are met, the timer continues to count and detect period matches when
the device is in Sleep mode. When a match between the timer and the period register occurs,
the TxIF bit is set. The timer interrupt is generated if the timer interrupt is enabled (TxIE = 1).

The timer interrupt wakes up the device from Sleep mode, and the following occurs:

- If the assigned priority for the interrupt is less than, or equal to, the current CPU priority, the
device wakes up and continues code execution from the instruction following the PWRSAV
  instruction that initiated Sleep mode.
- If the assigned priority level for the interrupt source is greater than the current CPU priority,
the device wakes up and the CPU exception process begins. Code execution continues
  from the first instruction of the timer Interrupt Service Routine (ISR).

For further information, refer to Section 9. “Watchdog Timer and Power-Saving Modes”
(DS70615).

11.8.2  Timer Operation in Idle Mode

When the device enters Idle mode, the system clock sources remain functional and the CPU
stops executing the code. The Timer Stop-in Idle (TSIDL) bit (TxCON<13>) in the Timer Control
register determines whether the module stops in Idle mode or continues to operate in Idle mode.

If TSIDL = 0, the timer continues to operate in Idle mode providing full functionality. For 32-bit
timer operation, the TSIDL bit (TxCON<13>) must be cleared in Type B and Type C Timer
Control registers for a timer to operate in Idle mode.

If TSIDL = 1, the timer performs the same functions when stopped in Idle mode as in Sleep
mode (see Section 11.8.1 “Timer Operation in Sleep Mode”).

Note: The secondary oscillator is enabled by setting the Secondary Oscillator Enable
(LPOSCEN) bit in the Oscillator Control (OSCCON<1>) register. For more
information, refer to Section 7. “Oscillator”. The 32 kHz watch crystal must be
connected to the SOSCO/SOSCI device pins.
11.9 PERIPHERALS USING TIMER MODULES

11.9.1 Time Base for Input Capture and Output Compare

The input capture and output compare peripherals can select Timer1 through Timer 5 as their
time base. Timer1 can be used as a time base for these peripherals only in Synchronous mode.
Timer1 through Timer5 can be configured as a source of synchronization and trigger for the Input
Capture and Output Compare modules. For more information, refer to Section 12. “Input
Capture” (DS70352) and Section 13. “Output Compare” (DS70358), and specific device data
sheets.

The TCK and Timer Sync Out signals are illustrated in Figure 11-1; it also provides the time base
and synchronization source details.

11.9.2 A/D Special Event Trigger

On each device variant, one Type C timer can generate a special A/D conversion trigger signal
on a period match, in both 16-bit and 32-bit modes. The timer module provides a conversion start
signal to the A/D sampling logic.

- If T32 = 0, when a match occurs between the 16-bit timer register (TMRx) and the
  respective 16-bit period register (PRx), the A/D Special Event Trigger signal is generated
- If T32 = 1, when a match occurs between the 32-bit timer (TMRx:TMRy) and the 32-bit
  respective combined period register (PRx:PRy), the A/D Special Event Trigger signal is
  generated

The Special Event Trigger signal is always generated by the timer. The trigger source must be
selected in the A/D converter control registers. For additional information, refer to
Section 16. “Analog-to-Digital Converter (ADC)” (DS70621), and the specific device data
sheet.

11.9.3 Timer as an External Interrupt Pin

The external clock input pin for each timer can be used as an additional interrupt pin. To provide
the interrupt, the timer period register, PRx, is written with a non-zero value and the TMRx
register is initialized to a value of one less than the value written to the period register. The timer
must be configured for a 1:1 clock prescaler. An interrupt is generated when the next rising edge
of the external clock signal is detected.

11.9.4 I/O Pin Control

When a timer module is enabled and configured for external clock or gate operation, the
user-assigned application must ensure the I/O pin direction is configured for an input. Enabling
the timer module does not configure the pin direction.
### 11.10 REGISTER MAPS

Summaries of the Special Function Registers associated with the dsPIC33E/PIC24E Timer modules are provided in Table 11-4 and Table 11-5.

#### Table 11-4: Timer Register Map

<table>
<thead>
<tr>
<th>SFR Name</th>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>All Resets</th>
</tr>
</thead>
<tbody>
<tr>
<td>TMR1</td>
<td>xxxx</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PR1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>YYYY YYYY</td>
</tr>
<tr>
<td>T1CON</td>
<td>TON</td>
<td>TSIDL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0000 0000</td>
</tr>
<tr>
<td>TMR2</td>
<td>xxxx</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMR3HLD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMR3</td>
<td>xxxx</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PR2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>YYYY YYYY</td>
</tr>
<tr>
<td>PR3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>YYYY YYYY</td>
</tr>
<tr>
<td>T2CON</td>
<td>TON</td>
<td>TSIDL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0000 0000</td>
</tr>
<tr>
<td>T3CON</td>
<td>TON</td>
<td>TSIDL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0000 0000</td>
</tr>
<tr>
<td>TMR4</td>
<td>xxxx</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMR5HLD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMR5</td>
<td>xxxx</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PR4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>YYYY YYYY</td>
</tr>
<tr>
<td>PR5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>YYYY YYYY</td>
</tr>
<tr>
<td>T4CON</td>
<td>TON</td>
<td>TSIDL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0000 0000</td>
</tr>
<tr>
<td>T5CON</td>
<td>TON</td>
<td>TSIDL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0000 0000</td>
</tr>
<tr>
<td>TMR6</td>
<td>xxxx</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMR7HLD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMR7</td>
<td>xxxx</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PR6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>YYYY YYYY</td>
</tr>
<tr>
<td>PR7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>YYYY YYYY</td>
</tr>
<tr>
<td>T6CON</td>
<td>TON</td>
<td>TSIDL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0000 0000</td>
</tr>
<tr>
<td>T7CON</td>
<td>TON</td>
<td>TSIDL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0000 0000</td>
</tr>
<tr>
<td>TMR8</td>
<td>xxxx</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMR9HLD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMR9</td>
<td>xxxx</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PR8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>YYYY YYYY</td>
</tr>
<tr>
<td>PR9</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>YYYY YYYY</td>
</tr>
<tr>
<td>T8CON</td>
<td>TON</td>
<td>TSIDL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0000 0000</td>
</tr>
<tr>
<td>T9CON</td>
<td>TON</td>
<td>TSIDL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0000 0000</td>
</tr>
</tbody>
</table>

Legend:  
- × = unknown value on Reset, — = unimplemented, read as ‘0’.  
- Reset values are shown in hexadecimal.
Table 11-5: Interrupt Control Register Map

<table>
<thead>
<tr>
<th>SFR Name</th>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>All Resets</th>
</tr>
</thead>
<tbody>
<tr>
<td>IFS0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>0000</td>
</tr>
<tr>
<td>IFS1</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>T5IF</td>
<td>T4IF</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>0000</td>
</tr>
<tr>
<td>IFS2</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>T3IE</td>
<td>T2IE</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>0000</td>
</tr>
<tr>
<td>IFS3</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>T9IF</td>
<td>T8IF</td>
<td>—</td>
<td>0000</td>
</tr>
<tr>
<td>IEC0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>T1IE</td>
<td>—</td>
<td>—</td>
<td>0000</td>
</tr>
<tr>
<td>IEC1</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>T5IE</td>
<td>T4IE</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>0000</td>
</tr>
<tr>
<td>IEC2</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>0000</td>
</tr>
<tr>
<td>IEC3</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>0000</td>
</tr>
<tr>
<td>IPC0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>4444</td>
</tr>
<tr>
<td>IPC1</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>4444</td>
</tr>
<tr>
<td>IPC2</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>4444</td>
</tr>
<tr>
<td>IPC3</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>4444</td>
</tr>
<tr>
<td>IPC4</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>4444</td>
</tr>
<tr>
<td>IPC5</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>T3IP&lt;2:0&gt;</td>
<td>—</td>
<td>—</td>
<td>4444</td>
</tr>
<tr>
<td>IPC6</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>T5IP&lt;2:0&gt;</td>
<td>—</td>
<td>—</td>
<td>4444</td>
</tr>
<tr>
<td>IPC7</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>4444</td>
</tr>
<tr>
<td>IPC8</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>4444</td>
</tr>
<tr>
<td>IPC9</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>4444</td>
</tr>
<tr>
<td>IPC10</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>4444</td>
</tr>
<tr>
<td>IPC11</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>4444</td>
</tr>
<tr>
<td>IPC12</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>T7IP&lt;2:0&gt;</td>
<td>—</td>
<td>—</td>
<td>4444</td>
</tr>
<tr>
<td>IPC13</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>T9IP&lt;2:0&gt;</td>
<td>—</td>
<td>—</td>
<td>4444</td>
</tr>
</tbody>
</table>

Legend:  x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.
11.11 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33E/PIC24E device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Timer modules are:

<table>
<thead>
<tr>
<th>Title</th>
<th>Application Note #</th>
</tr>
</thead>
<tbody>
<tr>
<td>Using Timer1 in Asynchronous Clock Mode</td>
<td>AN580</td>
</tr>
</tbody>
</table>

Note: For additional application notes and code examples for the dsPIC33E/PIC24E device family, visit the Microchip web site (www.microchip.com).
11.12 REVISION HISTORY

Revision A (January 2008)

This is the initial released revision of this document.

Revision B (July 2010)

This revision includes the following updates:
• Updated all initialization code examples, changing __shadow__ to no_auto_ps, and removed the watermarks (see Example 11-1 through Example 11-4 and Example 11-6 through Example 11-8)
• Updated the Type A Timer Block Diagram (Figure 11-1)
• Updated the Type B Timer Block Diagram (Figure 11-2)
• Updated the Type C Timer Block Diagram (Figure 11-3)
• Added references to registers in 11.3 “Control Registers”
• Added a shaded note in 11.4.1 “Timer Mode”
• Updated the Interrupt Timing for Timer Period Match (Figure 11-4)
• Updated 11.4.3 “Synchronous Counter Mode”
• Updated the first shaded note and added a new shaded note after Example 11-4 in 11.4.4 “Asynchronous Counter Mode (Type A Timer only)”
• Updated the shaded note in 11.6 “32-Bit Timer Configuration”
• Updated the Type B/Type C Timer Pair Block Diagram (32-Bit Timer) in Figure 11-6
• Updated the first sentence of the second paragraph in 11.9.1 “Time Base for Input Capture and Output Compare”
• Additional minor formatting updates were incorporated throughout the document
Note the following details of the code protection feature on Microchip devices:

• Microchip products meet the specification contained in their particular Microchip Data Sheet.

• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

• Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOG, KEELOG logo, MPLAB, PIC, PICmicro, PICSTART, PIC32 logo, rPIC and Uni/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mendi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscent Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.


Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOG code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
# WORLDWIDE SALES AND SERVICE

## AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ  85224-6199  
Tel:  480-792-7200  
Fax:  480-792-7277  
Technical Support:  
http://support.microchip.com  
Web Address:  
www.microchip.com  

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455  

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088  

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075  

**Cleveland**  
Independence, OH  
Tel: 216-447-0087  
Fax: 216-447-0088  

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924  

**Detroit**  
Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260  

**Kokomo**  
Kokomo, IN  
Tel: 765-864-8360  
Fax: 765-864-8387  

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608  

**Santa Clara**  
Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445  

**Toronto**  
Mississauga, Ontario, Canada  
Tel: 905-673-0699  
Fax: 905-673-6509  

## ASIA/PACIFIC

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431  

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755  

**China - Beijing**  
Tel: 86-10-8528-2100  
Fax: 86-10-8528-2104  

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889  

**China - Chongqing**  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500  

**China - Hong Kong SAR**  
Tel: 852-2401-1200  
Fax: 852-2401-3431  

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470  

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205  

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066  

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393  

**China - Shenzhen**  
Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760  

**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118  

**China - Xian**  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256  

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2388130  

**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049  

## ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123  

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632  

**India - Pune**  
Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513  

**Japan - Yokohama**  
Tel: 81-45-471-6166  
Fax: 81-45-471-6122  

**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302  

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or 82-2-558-5934  

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859  

**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068  

**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069  

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850  

**Taiwan - Hsin Chu**  
Tel: 886-3-6578-300  
Fax: 886-3-6578-370  

**Taiwan - Kaohsiung**  
Tel: 886-7-536-4818  
Fax: 886-7-536-4803  

**Taiwan - Taipei**  
Tel: 886-2-2508-0102  
Fax: 886-2-2508-0102  

## EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393  

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829  

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79  

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44  

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781  

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340  

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91  

**UK - Wokingham**  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820  

01/05/10