<table>
<thead>
<tr>
<th>REV</th>
<th>CHANGE DESCRIPTION</th>
<th>NAME</th>
<th>DATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Release</td>
<td></td>
<td>7-25-15</td>
</tr>
</tbody>
</table>

Any assistance, services, comments, information, or suggestions provided by Microchip (including without limitation any comments to the effect that the Company’s product designs do not require any changes) (collectively, "Microchip Feedback") are provided solely for the purpose of assisting the Company in the Company’s attempt to optimize compatibility of the Company’s product designs with certain Microchip products. Microchip does not promise that such compatibility optimization will actually be achieved. Circuit diagrams utilizing Microchip products are included as a means of illustrating typical applications; consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. Microchip reserves the right to make changes to specifications and product descriptions at any time without notice.

**DOCUMENT DESCRIPTION**

Routing Checklist for the LAN9250, 64-pin SQFN Package
LAN9250 Routing Checklist

Information Particular for the 64-pin QFN Package

LAN9250 SQFN Port A Copper Twisted Pair Phy Interface:

1. The traces connecting the transmit outputs (TXPA, pin 53) & (TXNA, pin 52) to the magnetics must be run as differential pairs. The differential impedance should be 100 ohms.

2. The traces connecting the receive inputs (RXPA, pin 55) & (RXNA, pin 54) from the magnetics must be run as differential pairs. The differential impedance should be 100 ohms.

3. For differential traces running from the LAN controller to the magnetics, Microchip recommends routing these traces on the component side of the PCB with a contiguous digital ground plane on the next layer. This will minimize the use of vias and avoid impedance mismatches by switching PCB layers.

4. The VDD33TXRX1 power supply should be routed as a mini-plane and can be routed on an internal power plane layer.

LAN9250 SQFN Ports A Copper Twisted Pair Phy Magnetics:

1. The traces connecting the transmit outputs from the magnetics to pins 1 & 2 on the RJ45 connector must be run as differential pairs. Again, the differential impedance should be 100 ohms.

2. The traces connecting the receive inputs on the magnetics from pins 3 & 6 on the RJ45 connector must be run as differential pairs. Again, the differential impedance should be 100 ohms.

3. For differential traces running from the magnetics to the RJ45 connector, Microchip recommends routing these traces on the component side of the PCB with all power planes (including chassis ground) cleared out from under these traces. This will minimize the use of vias and minimize any unwanted noise from coupling into the differential pairs. The plane clear out boundary is usually halfway through the magnetics.
Copper Twisted Pair RJ45 Connector Port A:

1. Try to keep all other signals out of the Ethernet front end (RJ45 through the magnetics to the LAN chip). Any noise from other traces may couple into the Ethernet section and cause EMC problems.

2. Also recommended, is the construction of a separate chassis ground that can be easily connected to digital ground at one point. This plane provides the lowest impedance path to earth ground.

LAN9250 SQFN Port A Fiber Phy (100BASE-FX) Interface:

1. The traces connecting the transmit outputs (TXPA, pin 53) & (TXNA, pin 52) to the fiber module must be run as differential pairs. 50 ohm microstrip signal paths are recommended.

2. The traces connecting the receive inputs (RXPA, pin 55) & (RXNA, pin 54) from the fiber module must be run as differential pairs. 50 ohm microstrip signal paths are recommended.

3. For differential traces running from the LAN controller to the fiber module, Microchip recommends routing these traces on the component side of the PCB with a contiguous digital ground plane on the next layer. This will minimize the use of vias and avoid impedance mismatches by switching PCB layers.

4. The +5V power supply for the fiber module should be routed as a mini-plane and can be routed on an internal power plane layer.

CTP / FX-SD / FX-LOS Configuration Pins:

1. There are no critical routing instructions for the CTP / FX-SD / FX-LOS interface.
**+3.3V Power Supply Connections:**

1. Route the VDD33 pin of the LAN9250 SQFN directly into a solid, +3.3V power plane. The pin-to-plane trace should be as short as possible and as wide as possible.

2. In addition, route the VDD33 decoupling capacitor for the LAN9250 SQFN power pin as short as possible to the power pin. There should be a short, direct copper connection as well as a connection to each power plane (+3.3V & digital ground plane) for the cap.

3. Route the VDD33TXRX1 pin of the LAN9250 SQFN directly into a solid, +3.3V power plane created through a ferrite bead. The pin-to-plane trace should be as short as possible and as wide as possible.

4. In addition, route the VDD33TXRX1 decoupling capacitor for the LAN9250 QFN power pin as short as possible to the power pin. There should be a short, direct copper connection as well as a connection to each power plane (+3.3V & digital ground plane) for the cap.

5. Also, route the VDD33TXRX1 bulk capacitor for the LAN9250 SQFN power pins as short as possible directly to the VDD33TXRX1 power plane.

6. Route the VDD33TXRX2 pin of the LAN9250 SQFN directly into a solid, +3.3V power plane created through a ferrite bead. The pin-to-plane trace should be as short as possible and as wide as possible.

7. In addition, route the VDD33TXRX2 decoupling capacitor for the LAN9250 SQFN power pin as short as possible to the power pin. There should be a short, direct copper connection as well as a connection to each power plane (+3.3V & digital ground plane) for the cap.

8. Also, route the VDD33TXRX2 bulk capacitor for the LAN9250 SQFN power pin as short as possible directly to the VDD33TXRX2 power plane.

9. Route the VDD33BIAS (pin 58) of the LAN9250 SQFN directly into a solid, +3.3V power plane created through a ferrite bead. The pin-to-plane trace should be as short as possible and as wide as possible.

10. In addition, route the VDD33BIAS decoupling capacitor for the LAN9250 SQFN power pin as short as possible to the power pin. There should be a short, direct copper connection as well as a connection to each power plane (+3.3V & digital ground plane) for the cap.

11. Also, route the VDD33BIAS bulk capacitor for the LAN9250 SQFN power pin as short as possible directly to the VDD33BIAS power plane.
**+1.8V to +3.3V Variable I/O Power Supply Connections:**

1. Route the (5) VDDIO pins of the LAN9250 SQFN directly into a solid, +1.8V to +3.3V power plane. The pin-to-plane trace should be as short as possible and as wide as possible.

2. In addition, route the (5) VDDIO decoupling capacitors for the LAN9250 SQFN power pins as short as possible to each separate power pin. There should be a short, direct copper connection as well as a connection to each power plane (+V power plane & digital ground plane) for each cap.

**VDDCR:**

1. The VDDCR (pins 6, 24 & 38) must be routed with a heavy, wide trace with multiple vias to the three decoupling caps and the single bulk capacitor associated with it. All three pins and the caps should be routed directly into a solid, +1.2V power plane. The pin-to-plane trace should be as short as possible and as wide as possible.

2. The VDD12TX1 (pin 56) and the VDD12TX2 pin (pin 59) must be routed with a heavy, wide trace with multiple vias to the two decoupling caps and the single bulk capacitor associated with them. Pins 56 & 59 and the caps should be routed through the associated ferrite bead directly into a solid, +1.2V power plane (VDDCR).

**Ground Connections:**

1. The single digital ground pin (pin 65, EDP) on the LAN9250 SQFN should be connected directly into a solid, contiguous, internal ground plane. The EDP pad on the component side of the PCB should be connected to the internal digital ground plane with 36 power vias in a 6x6 grid.

2. We recommend that all Ground pins be tied together to the same ground plane. We do not recommend running separate ground planes for any of our LAN products.

**Crystal Connections:**

1. The routing for the crystal or clock circuitry should be kept as small as possible and as short as possible.

2. A small ground flood routed under the crystal package on the component layer of PCB may improve the emissions signature. Stitch the flood with multiple vias into the digital ground plane directly below it.
**RBIAS Resistor:**

1. The RBIAS resistor (pin 57) should be routed with a short, wide trace. Any noise induced onto this trace may cause system failures. Do not run any traces under the RBIAS resistor.

**Required External Pull-ups/Pull-downs:**

1. There are no critical routing instructions for the Required External Pull-ups/Pull-down connections.

**Host Bus Interface (HBI) Indexed Mode:**

1. There are no critical routing instructions for the Host Bus Interface (HBI) Indexed Mode connections for the LAN9250.

2. Microchip recommends consulting the processor’s vendor for specific HBIIM routing guidelines.

**Host Bus Interface (HBI) Multiplexed Mode:**

1. There are no critical routing instructions for the Host Bus Interface (HBI) Multiplexed Mode connections for the LAN9250.

2. Microchip recommends consulting the processor’s vendor for specific HBIMM routing guidelines.

**Serial Peripheral Interface (SPI) Bus Mode:**

1. There are no critical routing instructions for the Serial Peripheral Interface (SPI) Mode connections for the LAN9250.

**GPI0 Pins:**

1. There are no critical routing instructions for the GPI Mode connections for the LAN9250.

**LED Pins:**

1. There are no critical routing instructions for the LED pins on the LAN9250.
**I²C (2-wire) EEPROM Interface:**

1. There are no critical routing instructions for the I²C EEPROM interface. Since it is a relatively slow interface, normal board routing measures should suffice.

**Dedicated Configuration Strap Pins:**

1. There are no critical routing instructions for the Dedicated Configuration Strap Pins connections.

**Miscellaneous:**

1. Microchip recommends utilizing at least a four-layer design for boards for the LAN9250 SQFN device. The design engineer should be aware, however, as tighter EMC standards are applied to his product and as faster signal rates are utilized by his design, the product design may benefit by utilizing up to eight layers for the PCB construction.

2. As with any high-speed design, the use of series resistors and AC terminations is very application dependant. Buffer impedances should be anticipated and series resistors added to ensure that the board impedance matches the driver. Any critical clock lines should be evaluated for the need for AC terminations. Prototype validation will confirm the optimum value for any series and/or AC terminations.

3. Bulk capacitors for each power plane should be routed immediately into power planes with traces as short as possible and as wide as possible.

4. Following these guidelines and other general design rules in PCB construction should ensure a clean operating system.

5. Trace impedance depends upon many variables (PCB construction, trace width, trace spacing, etc.). The electrical engineer needs to work with the PCB designer to determine all these variables.