MCP1012

Primary-Side Start-up IC for Isolated Converters

Features:
• High-Voltage Start-up (Rated 500V/700V)
• Few External Components
• Internal Open-Loop, Peak Current-Mode (PCM) Current Regulator for Start-up
• Current Regulator Constant 21 µs Off Time
• Programmable Low-Frequency Oscillator (LFO) Period
• Cycle-by-Cycle Current Limiting
• Protection Against Continuous Conduction Mode (CCM) of Operation
• Able to Accept External PWM Commands from a Secondary Side Controller via Isolator (Optocoupler or Pulse Transformer)
• Undervoltage Lockout (UVLO) and Overvoltage Lockout (OVLO) Protections
• Sleep and Wake-up Commands
• Low Sleep Power: <15 mW
• Robust Gate Driver, Able to Drive 2.2 nF Load at 65 kHz
• Overtemperature Protection (Thermal Shutdown)
• Package: 7-Lead SOIC
• Environmentally Friendly, EU RoHS Compliant, Pb Free

Applications:
• 120-240 VAC AC-DC Applications
• High Input Voltage Applications, Up to 500 VDC
• DC-DC Conversion where Galvanic Isolation is Required
• Offline Switch Mode Power Supply (SMPS) Applications, such as:
  - Power-on Reset (POR) Voltage Source
  - Current Source for Battery Charging
  - Isolated Bulk Energy Storage for Power Distribution

Related Literature:
• "MCP1012 1W Demonstration Board User’s Guide"
• "MCP1630 Data Sheet"
• "MCP2221A Data Sheet"
• "UCS2113 Data Sheet"

General Description
The MCP1012 is used as a primary-side start-up IC for starting an offline Switch Mode Power Supply converter working in conjunction with a secondary-side controller. The MCP1012 does not linearly regulate the power converter. The secondary-side controller (digital and/or analog) accurately linear regulates using sophisticated adaptive control schemes that enhance performance and efficiency.

The power converter is exemplified by a flyback converter.

The primary functions of the MCP1012 are:
• Starting-up the flyback converter using an internal open-loop, Peak Current-Mode current regulator
• Accepting PWM commands via optocoupler or pulse transformer from a secondary-side controller
• Providing Undervoltage Lockout (UVLO) and Overvoltage Lockout (OVLO) protection
• Peak cycle-by-cycle current limiting when either under control of its internal current regulator or under control of the secondary-side controller
• Overtemperature protection

Package Type (Top View)
1.0 ELECTRICAL CHARACTERISTICS

1.1 Absolute Maximum Ratings†

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage, ( V_{IN} ) (Note 1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>+700V</td>
</tr>
<tr>
<td>External Bias Voltage, ( V_{DD} )</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>+30V</td>
</tr>
<tr>
<td>PULSE, GATE Pins</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>( V_{GND} - 0.3 \text{V to } V_{DD} + 0.3 \text{V} )</td>
</tr>
<tr>
<td>C/S, LFO Pins</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>( V_{GND} - 0.3 \text{V to } 5.0 \text{V} + 0.3 \text{V} )</td>
</tr>
<tr>
<td>Operating Ambient Temperature</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-40°C to +105°C</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-65°C to +150°C</td>
</tr>
<tr>
<td>Maximum Junction Temperature</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>+125°C</td>
</tr>
<tr>
<td>ESD Protection On All Pins (HBM)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>±2 kV for LV Pins, 700V for HV Pin</td>
</tr>
</tbody>
</table>

† Notice: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: \( V_{IN} \) is rated for 500V maximum continuous operation. \( V_{IN} \) can withstand transients up to 700V with the inclusion of 10 kΩ of resistance in series with \( V_{IN} \), as illustrated by R4 in the Typical Application Circuit.

DC CHARACTERISTICS

**Electrical Characteristics:** Unless otherwise indicated: \( V_{DD} = 15.0 \text{V}, CV_{DD} = 0.1 \mu \text{F} \) X7R, \( C_{GATE} = 2.2 \text{nF} \), \( T_A = +25°C \).

**Boldface** type applies for the full operating temperature range of -40°C to +105°C.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>High-Voltage Start-up Section</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Minimum Start-up Voltage on ( V_{IN} ) Pin</td>
<td>( V_{IN} )</td>
<td>—</td>
<td>16</td>
<td>—</td>
<td>V</td>
<td>(Note 2)</td>
</tr>
<tr>
<td>Start-up Current through HV Linear Regulator</td>
<td>( I_{START-HV} )</td>
<td>3</td>
<td>14.6</td>
<td>—</td>
<td>mA</td>
<td>( V_{DD} = 2V, V_{IN} = 100V )</td>
</tr>
<tr>
<td>( V_{DD} ) Regulation Voltage</td>
<td>( V_{DD} )</td>
<td>10.5</td>
<td>11.1</td>
<td>11.7</td>
<td>V</td>
<td>( V_{IN} = 100V )</td>
</tr>
<tr>
<td>( V_{DD} ) Regulator Turn-Off Threshold Voltage</td>
<td>( V_{DD-T-OFF} )</td>
<td>10.9</td>
<td>11.5</td>
<td>12.1</td>
<td>V</td>
<td>( V_{IN} = 100V )</td>
</tr>
<tr>
<td>Leakage Current after Start-up</td>
<td>( I_{LEAK} )</td>
<td>—</td>
<td>1</td>
<td>10</td>
<td>\mu A</td>
<td>( V_{IN} = 500V, V_{DD} = 15V ) (Note 2)</td>
</tr>
<tr>
<td><strong>( V_{DD} ) Section</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Undervoltage Turn-Off Threshold</td>
<td>( UVLO_{OFF} )</td>
<td>9.5</td>
<td>10.0</td>
<td>10.5</td>
<td>V</td>
<td>Test by ramping up voltage on ( V_{DD} ) (Note 3)</td>
</tr>
<tr>
<td>Undervoltage Turn-On Threshold</td>
<td>( UVLO_{ON} )</td>
<td>8.9</td>
<td>9.4</td>
<td>9.9</td>
<td>V</td>
<td>Test by ramping down voltage on ( V_{DD} ) (Note 3)</td>
</tr>
<tr>
<td>Overvoltage Turn-On Threshold</td>
<td>( OVLO_{ON} )</td>
<td>17.0</td>
<td>17.9</td>
<td>18.8</td>
<td>V</td>
<td>Test by ramping up voltage on ( V_{DD} ) (Note 3)</td>
</tr>
<tr>
<td>Overvoltage Turn-Off Threshold</td>
<td>( OVLO_{OFF} )</td>
<td>15.4</td>
<td>16.2</td>
<td>17.0</td>
<td>V</td>
<td>Test by ramping down voltage on ( V_{DD} ) (Note 3)</td>
</tr>
<tr>
<td>Start-up Current</td>
<td>( I_{START-VDD} )</td>
<td>—</td>
<td>320</td>
<td>480</td>
<td>\mu A</td>
<td>( V_{DD} = V_{UVLO-ON} - 1V ) (Note 3)</td>
</tr>
<tr>
<td>Operating Current without Gate Switching</td>
<td>( I_{OP} )</td>
<td>—</td>
<td>600</td>
<td>900</td>
<td>\mu A</td>
<td>( V_{DD} = 15V ) (Note 3), ( R_{LFO} = 47.5 \text{kΩ} )</td>
</tr>
<tr>
<td>Quiescent Current during OVLO</td>
<td>( I_{Q} )</td>
<td>—</td>
<td>500</td>
<td>750</td>
<td>\mu A</td>
<td>( V_{DD} = V_{OVLO-ON} + 1V ) (Note 3)</td>
</tr>
<tr>
<td>( V_{DD} ) OVP2 Threshold Voltage</td>
<td>( V_{OVP2} )</td>
<td>24</td>
<td>27</td>
<td>29.9</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Shunt Current in OVP2 Mode</td>
<td>( I_{DD_{OVP2}} )</td>
<td>3</td>
<td>5</td>
<td>7</td>
<td>mA</td>
<td>( V_{DD} &gt; V_{OVP2} )</td>
</tr>
</tbody>
</table>

Note 1: Specification is obtained by characterization and is not 100% tested.
2: Design guidance only.
3: \( V_{DD} \) using external voltage source.
### DC CHARACTERISTICS (CONTINUED)

**Electrical Characteristics:** Unless otherwise indicated: $V_{DD} = 15.0\,V$, $CV_{DD} = 0.1\,\mu F\ X7R$, $CGATE = 2.2\,nF$, $T_A = +25^\circ C$.

**Boldface** type applies for the full operating temperature range of -40°C to +105°C.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Low-Frequency Oscillator (LFO)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Oscillator Frequency $f_{OSC , LFO}$</td>
<td>$37$</td>
<td>$50$</td>
<td>$63$</td>
<td>Hz</td>
<td>$R_{LFO} = 1,M\Omega$</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$0.70$</td>
<td>$0.94$</td>
<td>$1.18$</td>
<td>kHz</td>
<td>$R_{LFO} = 47.5,k\Omega$</td>
<td></td>
</tr>
<tr>
<td><strong>Current Sense Section</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C/S Pin Input Bias Current $I_{C/S}$</td>
<td>—</td>
<td>—</td>
<td>$10$</td>
<td>$\mu A$</td>
<td>$V_{C/S} = 0.25V$</td>
<td></td>
</tr>
<tr>
<td>Propagation Delay to Output $t_{C/S_DELAY}$</td>
<td>—</td>
<td>$140$</td>
<td>$280$</td>
<td>ns</td>
<td>$V_{C/S} = 0.25V + 30,mV$ overdrive</td>
<td></td>
</tr>
<tr>
<td>Leading-Edge Blanking (LEB) Time $t_{LEB}$</td>
<td>$145$</td>
<td>$240$</td>
<td>$335$</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Threshold Voltage Right After Blanking Ref2</td>
<td>$80$</td>
<td>$100$</td>
<td>$120$</td>
<td>$mV$</td>
<td><strong>Note 2</strong></td>
<td></td>
</tr>
<tr>
<td>Timing Windows for Sensing Ref2 Limit After Blanking $t_{SNS_Ref2}$</td>
<td>$100$</td>
<td>$166$</td>
<td>$234$</td>
<td>ns</td>
<td><strong>Note 2</strong></td>
<td></td>
</tr>
<tr>
<td>COMP1 Reference during External Command</td>
<td>$Ref1$</td>
<td>$229$</td>
<td>$252$</td>
<td>$275$</td>
<td>$mV$</td>
<td><strong>Note 2</strong></td>
</tr>
<tr>
<td>COMP1 Reference during Internal Command</td>
<td>$Ref1$</td>
<td>$113$</td>
<td>$125$</td>
<td>$137$</td>
<td>$mV$</td>
<td><strong>Note 2</strong></td>
</tr>
<tr>
<td><strong>Internal Current Regulator Section</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Regulator Off Time $t_{OFF}$</td>
<td>$12.5$</td>
<td>$21$</td>
<td>$29$</td>
<td>$\mu s$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of Consecutive Pulses in One Cycle $n_{PULSES}$</td>
<td>—</td>
<td>$16$</td>
<td>—</td>
<td>Pulses</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Command Detection Section</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>External PWM Operating Frequency $f_{PWM}$</td>
<td>—</td>
<td>—</td>
<td>$100$</td>
<td>kHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Propagation Delay to Output $t_{PULSE_DELAY}$</td>
<td>—</td>
<td>$120$</td>
<td>$280$</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>External PWM Cease Time Duration $t_{PWM_CEASE}$</td>
<td>$145$</td>
<td>$260$</td>
<td>$375$</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Frequency Range for Sleep Mode $f_{SLEEP}$</td>
<td>$450$</td>
<td>$500$</td>
<td>—</td>
<td>kHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Valid Pulse High and Low Levels Duration for Sleep Mode $t_{SLEEP}$</td>
<td>—</td>
<td>—</td>
<td>$1.1$</td>
<td>$\mu s$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pulse Input High Level $PULSE_HIGH$</td>
<td>$3.5$</td>
<td>—</td>
<td>$V_{DD}$</td>
<td>$V$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pulse Input Low Level $PULSE_LOW$</td>
<td>$0$</td>
<td>—</td>
<td>$1.5$</td>
<td>$V$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pulse Input Bias Current $I_{PULSE}$</td>
<td>—</td>
<td>$10$</td>
<td>—</td>
<td>$\mu A$</td>
<td><strong>Note 1</strong></td>
<td></td>
</tr>
<tr>
<td><strong>GATE Output Section</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Voltage Low Level $V_{GATE_LOW}$</td>
<td>—</td>
<td>—</td>
<td>$0.1$</td>
<td>$V$</td>
<td>DC test</td>
<td></td>
</tr>
<tr>
<td>Output Voltage High Level $V_{GATE_HIGH}$</td>
<td>$14.9$</td>
<td>—</td>
<td>—</td>
<td>$V$</td>
<td>DC test</td>
<td></td>
</tr>
<tr>
<td>Output Pull-up Resistance $R_{PULL_UP}$</td>
<td>—</td>
<td>$9.5$</td>
<td>$13$</td>
<td>$\Omega$</td>
<td>$I_{OUT} = 50,mA$</td>
<td></td>
</tr>
<tr>
<td>Output Pull-Down Resistance $R_{PULL_DOWN}$</td>
<td>—</td>
<td>$2.5$</td>
<td>$3.4$</td>
<td>$\Omega$</td>
<td>$I_{OUT} = 50,mA$</td>
<td></td>
</tr>
<tr>
<td>Rising Time $t_{RISE}$</td>
<td>—</td>
<td>—</td>
<td>$250$</td>
<td>$ns$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Falling Time $t_{FALL}$</td>
<td>—</td>
<td>—</td>
<td>$160$</td>
<td>$ns$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GATE Source Driving Capability $I_{SOURCE}$</td>
<td>$500$</td>
<td>—</td>
<td>—</td>
<td>$mA$</td>
<td>$V_{GATE} = 0$ (<strong>Note 2</strong>)</td>
<td></td>
</tr>
<tr>
<td>GATE Sink Driving Capability $I_{SINK}$</td>
<td>$1000$</td>
<td>—</td>
<td>—</td>
<td>$mA$</td>
<td>$V_{GATE} = 15V$ (<strong>Note 2</strong>)</td>
<td></td>
</tr>
<tr>
<td>Internal Resistance GATE to GND $R_{GATE_GND}$</td>
<td>$140$</td>
<td>$230$</td>
<td>$320$</td>
<td>$k\Omega$</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:** Specification is obtained by characterization and is not 100% tested.

**Note 2:** Design guidance only.

**Note 3:** $V_{DD}$ using external voltage source.
**MCP1012**

**DC CHARACTERISTICS (CONTINUED)**

*Electrical Characteristics:* Unless otherwise indicated: $V_{DD} = 15.0V$, $C_{VDD} = 0.1 \mu F$ X7R, $C_{GATE} = 2.2 \text{nF}$, $T_A = +25°C$.

*Boldface type applies for the full operating temperature range of -40°C to +105°C.*

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Overtemperature Protection Section</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Protection Junction Temperature</td>
<td>$T_{OTP}$</td>
<td>—</td>
<td>146</td>
<td>—</td>
<td>°C</td>
<td>Note 1</td>
</tr>
<tr>
<td>Hysteresis</td>
<td>$T_{HYS}$</td>
<td>—</td>
<td>26</td>
<td>—</td>
<td>°C</td>
<td>Note 1</td>
</tr>
</tbody>
</table>

**Note 1:** Specification is obtained by characterization and is not 100% tested.

**Note 2:** Design guidance only.

**Note 3:** $V_{DD}$ using external voltage source.

---

**TEMPERATURE SPECIFICATIONS**

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature Ranges</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating Ambient Temperature Range</td>
<td>$T_A$</td>
<td>-40</td>
<td>—</td>
<td>+105</td>
<td>°C</td>
<td>Steady state</td>
</tr>
<tr>
<td>Junction Operating Temperature</td>
<td>$T_J$</td>
<td>-40</td>
<td>—</td>
<td>+125</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>$T_S$</td>
<td>-65</td>
<td>—</td>
<td>+150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Package Thermal Resistances</td>
<td>$\theta_{JA}$</td>
<td>—</td>
<td>141.5</td>
<td>—</td>
<td>°C/W</td>
<td></td>
</tr>
</tbody>
</table>
2.0  TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $T_A = +25^\circ C$.

**FIGURE 2-1:** $V_{DD}$ Regulation vs. $V_{IN}$ Input Voltage.

**FIGURE 2-2:** $V_{DD}$ Regulation vs. $V_{IN}$ Input Voltage (Zoomed Image).

**FIGURE 2-3:** $V_{DD}$ Regulator Turn-Off Threshold vs. $V_{IN}$ Voltage.

**FIGURE 2-4:** UVLO Turn-Off and Turn-On Thresholds vs. Temperature.

**FIGURE 2-5:** OVLO Turn-On and Turn-Off Thresholds vs. Temperature.

**FIGURE 2-6:** Quiescent Current During OVLO vs. Temperature.
**Note:** Unless otherwise indicated, $T_A = +25^\circ C$.

**FIGURE 2-7:** Start-up Current During UVLO vs. Temperature.

**FIGURE 2-8:** $V_{DD}$ OVP2 Voltage vs. Temperature.

**FIGURE 2-9:** LFO Frequency vs. $V_{DD}$ Voltage.

**FIGURE 2-10:** LFO Frequency vs. $V_{DD}$ Input Voltage.

**FIGURE 2-11:** COMP1 Reference During External Command vs. $V_{DD}$ Input Voltage.

**FIGURE 2-12:** COMP1 Reference During Internal Command vs. $V_{DD}$ Input Voltage.
Note: Unless otherwise indicated, $T_A = +25^\circ C$.

**FIGURE 2-13:** Off Time vs. $V_{DD}$ Input Voltage.

**FIGURE 2-14:** External PWM Cease Time vs. $V_{DD}$ Input Voltage.

**FIGURE 2-15:** LEB Time vs. $V_{DD}$ Input Voltage.

**FIGURE 2-16:** Output High-Side Transistor $R_{DS-ON}$ vs. $V_{DD}$ Input Voltage.

**FIGURE 2-17:** Output Low-Side Transistor $R_{DS-ON}$ vs. $V_{DD}$ Input Voltage.

**FIGURE 2-18:** PULSE to Gate Delay vs. $V_{DD}$ Input Voltage.
Note: Unless otherwise indicated, $T_A = +25^\circ C$.

**FIGURE 2-19:**  C/S to Gate Delay vs. $V_{DD}$ Input Voltage.

**FIGURE 2-20:**  Gate to Ground Internal Resistance vs. $V_{DD}$ Input Voltage.
3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

### TABLE 3-1: PIN FUNCTION TABLE

<table>
<thead>
<tr>
<th>MCP1012 7-Lead SOIC</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>PULSE</td>
<td>External PWM command input pin.</td>
</tr>
<tr>
<td>2</td>
<td>LFO</td>
<td>Low-Frequency Oscillator pin. Resistor connected from this pin to GND sets the LFO's switching period.</td>
</tr>
<tr>
<td>3</td>
<td>C/S</td>
<td>Current Sense input pin.</td>
</tr>
<tr>
<td>4</td>
<td>GATE</td>
<td>MOSFET Gate Driver output pin.</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td>Circuit Ground pin.</td>
</tr>
<tr>
<td>6</td>
<td>VDD</td>
<td>Output of the HV Linear Regulator and provides bias to the gate driver and to the IC’s internal low-voltage circuitry. VDD is also an input for an external bias source.</td>
</tr>
<tr>
<td>7</td>
<td>VIN</td>
<td>High-Voltage input pin to bias the IC during start-up.</td>
</tr>
</tbody>
</table>

#### 3.1 PULSE Pin

This pin accepts signals from the secondary-side controller via an optocoupler or pulse transformer. When the secondary-side controller is in linear control of the flyback converter, the signal to PULSE is a duty cycle varying Pulse-Width Modulation (PWM) wave whose frequency can be between 20 kHz and 65 kHz. While a signal is being detected at the PULSE pin, the GATE pin receives its gating commands via the PULSE pin and not from the IC’s internal current regulator. If the signal to PULSE ceases for a time interval greater than 260 µs typical, then the IC will revert to the GATE receiving gating commands from the internal current regulator. The secondary-side controller can also send a short burst (five pulses) of a high-frequency (500 kHz typical) PWM waveform to the PULSE pin to shut down any gating of the gate driver, initiating the Sleep mode. Gating is resumed either by the secondary-side controller resuming sending signals to the PULSE pin, or from the voltage on the VDD pin decaying below the lower limit of the UVLO.

#### 3.2 LFO (Low-Frequency Oscillator) Pin

The power delivered to the secondary during start-up is determined by the switching frequency of the internal Low-Frequency Oscillator (LFO). The duty cycle of the LFO is determined by counts of the internal open-loop, Peak Current-Mode current regulator switching periods. The number of counts is 16. The duty cycle enables/disables the GATE while being commanded by the internal open-loop Peak Current-Mode current regulator. The LFO switching period is determined by the resistor value on the LFO pin.

#### 3.3 C/S (Current Sense) Pin

This pin senses the voltage across an external current sense resistor. This voltage is analogous to the transformer’s primary current. A Leading-Edge Blanking (LEB) timer is used to prevent the MOSFET turn-on current spike from prematurely ending the on-time. The C/S voltage is then compared by two comparators: COMP1 and COMP2. COMP1 limits the maximum voltage sensed at the C/S pin (maximum current limit set by REF1). COMP2 is active during the Window Timer time interval that follows the LEB interval. The voltage at the C/S pin will not be allowed to exceed the reference value (REF2) of COMP2 during the Window Timer interval.

#### 3.4 GATE Pin

This pin is the output of the gate driver to an external N-channel power MOSFET.

#### 3.5 GND (Ground) Pin

Ground return for all internal circuitry. GND pin is the ground for both the gate drive and for the IC’s internal biases. The PCB layout design needs to consider this single-point GND pin concept.

#### 3.6 VDD Pin

The VDD pin is the output of the HV linear regulator and provides bias to the gate driver and to the IC’s internal low-voltage regulators. VDD has an external capacitor to GND. VDD is also the input from an external source of bias (namely, the primary-side bias from the converter). When the external bias is high enough, it can turn off the HV linear regulator. VDD is monitored by Undervoltage Lockout (UVLO) and Overvoltage Lockout (OVLO) blocks.

#### 3.7 VIN Pin

High-voltage input to bias the IC during start-up. VIN is the input to the IC’s internal HV linear regulator that steps down the voltage. The output of this regulator is VDD.
4.0  Device Overview

The MCP1012 is used as a primary-side start-up IC for starting an offline flyback converter working in conjunction with a secondary-side controller. The secondary-side controller can be a Microchip Digitally Enhanced Power Analog (DEPA) device, a PIC® MCU-based or ARM-based digital controller, or another device. The secondary-side controller’s resources can be made available and interactive to the application, (load) since being located on the isolated side of the power supply.

4.1  Input Voltage (Vin)

An internal HV (High Voltage) linear regulator is placed between the Vin pin and the VDD pin. Vin can be connected directly to the rectified and filtered AC line. The AC line can typically range between 85 VAC and 265 VAC, resulting in a rectified voltage (V_Link) range of 120 VDC and 375 VDC. Vin is rated for 500V maximum continuous operation. Vin can withstand transients up to 700V with the inclusion of 10 kΩ of resistance in series with Vin.

When MCP1012 is in a start-up mode, bias for the IC is drawn from V_Link via the Vin pin. The HV linear regulator regulates VDD to 11.1V typical. As the flyback converter starts up, the primary-side bias is assured by an additional transformer winding. This bias must raise VDD above 11.1V. This will turn off the internal HV linear regulator at a typical threshold of 11.5V and the current through it (from V_Link via the Vin pin) will fall to near zero. When the HV linear regulator turns off, this also allows the MCP1012 to accept external PWM commands on the PULSE pin. The secondary-side controller should establish converter regulation so that the MCP1012 remains externally biased.

4.2  VDD – Output of the HV Linear Regulator/Input for External Bias

VDD is the output of the IC’s internal HV linear regulator, as well as an input for external bias provided by the flyback converter through the additional transformer winding. VDD should be bypassed to GND by a capacitor of 0.1 µF or greater (this capacitor is the source of peak gate drive currents, Printed Wire Board (PWB) trace routing should take this into account). VDD is regulated to 11.1V typical by the internal HV linear regulator when power to the IC is being delivered from V_Link via the Vin pin. When the flyback converter is in normal operation, it shall provide a bias to VDD above a nominal 11.5V, which shuts down the internal HV linear regulator and allows the IC to accept external PWM commands on the PULSE pin, but below the OVLO (Overvoltage Lockout) protection threshold.

VDD directly biases the IC’s gate driver (as well as the IC’s other low-voltage circuitry). In order to protect the gate of an external power MOSFET, VDD is monitored by Undervoltage Lockout (UVLO) and Overvoltage Lockout (OVLO) blocks. UVLO has a typical hysteresis range of 9.4V to 10.0V. Once VDD exceeds the UVLO threshold, the IC’s internal current regulator will be allowed to drive the GATE. Once VDD exceeds the HV linear regulator turn-off threshold (11.5V typical), the MCP1012 will allow an external PWM command via the PULSE pin to drive the GATE. If VDD drops below 9.4V typical, gating the MOSFET shall be prevented. OVLO has a typical hysteresis range of 16.2V to 17.9V. If VDD exceeds 17.9V typical, gating the MOSFET shall be stopped.

VDD voltage may still rise to a 30V level because of voltage transient due to transformer winding leakage inductance. Therefore, in addition to OVLO, a current shunt has been added to VDD, forming the second overvoltage protection: OVP2. If the VDD voltage is larger than 27V typical, then a 5 mA rated (typical) shunt can dissipate the leakage energy to limit the voltage transient.
4.3 Ground Pin (GND)

The MCP1012 shares just one ground pin (GND) for the gate driver and all the low-power, signal-level circuitry. Therefore, utmost care must be taken in the PWB’s design when routing the power returns and the signal returns.

4.4 Current Sense (C/S)

C/S senses a voltage across an external current sense resistor. This resistor is scaled so that the voltage developed across the resistor at maximum allowable peak transformer primary current is 252 mV, which is also the typical reference voltage, REF1, for comparator COMP1 when the MCP1012 is commanded by an external PWM signal at its PULSE pin (Normal Run mode).

The current sense signal is “blanked” for 240 ns (typically) at the initiation of the external MOSFET gating on-time. This is called Leading-Edge Blanking (LEB). LEB allows the MCP1012 device’s internal current regulator to ignore the turn-on current spike through the current sense resistor. This prevents nuisance tripping causing a premature termination of the on-time.

At the end of the LEB time interval, another Window Timer time interval (typically 166 ns) starts when the COMP2 comparator can sense the signal at C/S. COMP2 compares this signal against REF2, whose value is 100 mV typical. If REF2 is exceeded during the Window Timer interval, then the gating on-time is terminated. The purpose of COMP2 is to prevent the flyback converter from entering too deep into a Continuous Conduction mode of operation, which prevents excessive currents from building up in the secondary winding of the transformer if there is a Fault on the secondary side.

The outputs of COMP1 and COMP2 are ORed to an S-R latch. Either comparator can reset the S-R latch which terminates the on-time and begins the off-time. The off-time is internally fixed and has a typical duration of 21 µs. The end of the off-time sets the S-R latch and the on-time begins again. This arrangement forms an open-loop, Peak Current-Mode current regulator.

During start-up, it is this current regulator that limits the transformer’s primary current, allowing the flyback converter’s output capacitor to charge and activate the secondary-side controller. COMP1 provides maximum current limit protection and COMP2 protects against the flyback converter entering too deep into a Continuous Conduction Mode (CCM) of operation. REF1 for COMP1 is set to 125 mV (typically) when the internal current regulator commands GATE (Start-up mode).

Once the flyback converter has started up, the secondary-side controller will command the MCP1012’s gate driver via the PULSE pin, and COMP1 and COMP2 will still provide current protection. If the secondary-side controller is in proper control of the converter, then the signal at C/S should neither trip COMP1 and COMP2, and the on and off-times will be determined by that external controller. If either COMP1 or COMP2 change state while the MCP1012 is being externally commanded, then either comparator will terminate the on-time and the next on-time will be initiated by the PWM signal from the external controller to the PULSE pin. While the MCP1012 is being externally commanded (Normal Run mode), REF1 for COMP1 is set to 252 mV typical.
4.5 Low-Frequency Oscillator (LFO)

The MCP1012 is equipped with a Low-Frequency Oscillator (LFO). The LFO has a typical selectable frequency range of 50 Hz to 1000 Hz. The period of the LFO is determined by the resistor value on the LFO pin (as typically determined by the following formula).

**EQUATION 4-1:**

\[ R_{LFO} = \frac{5 \cdot 10^7}{f} - 6011.2 \]

Where:
- \( R_{LFO} \) = The resistance value from the LFO pin to GND in ohms
- \( f \) = Frequency in Hz

The on-time of the LFO’s duty cycle is determined by the number of counts of the internal open-loop, Peak Current-Mode current regulator switching period. The number of counts is 16. So in other words, during start-up, the GATE drives the MOSFET 16 times at the frequency of the internal current regulator for each switching period of the LFO.

The following is an example of how the LFO is used to determine the power delivered to the secondary during start-up:

1. Determine the desired start-up Power (P) in watts:
   a) The power selected and the amount of output capacitance to be charged determines the rate of rise of the flyback output voltage;
      i. Output rectifier losses and any secondary-side quiescent loading also determines the rate of rise of output voltage.
   b) Once the output capacitor is charged, the capacitor’s voltage can be clamped by a shunt. The shunt would dissipate the start-up power not used by the secondary-side controller until the secondary-side controller becomes active and assumes control of the MCP1012. Once the secondary-side controller is active, then the shunt can be turned off.
2. Choose the median voltage across the transformer primary (midpoint of the rectified AC input range).
3. Use the value of the primary magnetization inductance (L_MAG) of the flyback transformer.
4. Use the value of the primary current sense resistor:
   a) This value is determined to limit the maximum power of the converter when the reference for COMP1 is set for 252 mV.

5. During start-up, the reference for COMP1 is set to 125 mV. Knowing L_MAG and the input voltage to the flyback determine the time it takes for the primary current to ramp until the voltage across the current sense resistor is equal to 125 mV.
6. The internal current regulator has a fixed off-time of 21 µs typical. Add the time it takes for the voltage across the current sense to reach 125 mV to the 21 µs off-time to determine the switching period of the internal current regulator.
7. Determine the Energy (E) delivered to the secondary during each switch cycle. Determine the peak primary current when the voltage across the current sense resistor is 125 mV. The energy delivered (in joule) is equal to: \( 0.5 \cdot L_{MAG} \cdot I_{peak}^2 \).
8. Multiply this energy by 16. This is the energy delivered during each LFO switching period.
9. Determine how many LFO periods per second are needed to deliver the desired start-up power. This determines the LFO switching frequency (f = P/E). Once the LFO frequency is determined, then the resistor on the LFO pin can be determined.

The LFO allows 16 gate pulses at the frequency of the internal open-loop Peak Current-Mode current regulator, per LFO period, when the MCP1012 is in Start-up (internally commanded) mode. When GATE is controlled by an external PWM signal at the PULSE pin (Normal Run mode), then the LFO is disabled.

4.6 PULSE

The PULSE pin is the input for an external source of PWM commands from an external controller (typically located on the secondary side of the power supply). Signals to PULSE from the secondary-side controller can be transmitted via either an optocoupler or pulse transformer across the isolation barrier. Figure 4-5 shows a simplified PULSE input interface diagram.

![Simplified PULSE Input Interface Diagram](image-url)
Interface Description:

- **External PULSE** driver circuit can be biased to $V_{DD}$
- Pulse input passes through a 30V NMOS transistor
- Pulse voltage greater than 5V will be translated to 5V
- 500 kΩ bias resistor is tied to internal 5V (pull-up)
- Typical 10 μA input sourcing current (5V/500 kΩ)
- High-speed capability > 1 MHz
- Internal 5V Schmitt Trigger with logic spec
  - low level = 0 – 1.5V and high level = 3.5 – 5V
- Hysteresis voltage ~300 mV

The LOW state of the external PWM signal at the **PULSE** pin is the command for **GATE** to be HIGH (**PULSE** is an active-LOW).

External gating commands at **PULSE** will only drive **GATE** when the HV linear regulator is off. External “Sleep/Wake” commands at **PULSE** are valid if the IC is active and $V_{DD}$ is above the lower UVLO threshold.

The **PULSE** detection logic monitors the “R” input of the S-R latch (the ORing of COMP1 and COMP2, see the **Functional Block Diagram**). If “R” changes state due to either COMP1 or COMP2, then the logic will terminate the on-time of the **GATE** until the next on command of the external PWM signal.

Typically, the secondary-side controller will be transmitting a Pulse-Width Modulation (PWM) signal at frequencies between 20 kHz and 65 kHz. If this signal is present, then the MCP1012 device’s gate driver will be driven by the signal at the **PULSE** pin and not by the signal from the IC’s internal current regulator. This is the Normal Run mode. If the external PWM signal ceases for a period greater than 260 μs typical, then the gate driver will be driven by the internal current regulator (return to Start-up mode).

If the PWM ceases and the signal remains HIGH at the **PULSE** pin, then after 260 μs typical, the **GATE** will be commanded by the internal current regulator (the MCP1012 returns to Start-up mode).
For the secondary-side controller to turn off the MCP1012’s gating (enter a “Sleep mode”), the PULSE logic will detect a high-frequency signal burst at the PULSE pin. A burst pattern shall be five pulses (five falling edges at the PULSE pin), 50% cycle typical, at 500 kHz typical. This command from the secondary-side controller will not allow gating by the internal current regulator. In order to exit this “Sleep” state:

- The secondary side controller sends a signal:
  - Resuming a PWM signal (return to Normal Run mode), or
  - Sending a single pulse. After the 260 µs typical time interval (external PWM command ceases), the internal current regulator would be allowed to command the gate driver (return to Start-up mode).

- The VDD voltage naturally decays below the lower UVLO threshold level:
  - Receiving the burst pattern (Sleep) command prevents the internal HV linear regulator from becoming active until VDD drops below the lower UVLO threshold or a signal is received at PULSE.
  - The PULSE logic detects that the internal HV linear regulator has become active and that VDD has exceeded the upper threshold of UVLO, allowing the internal current regulator to command the gate driver (return to Start-up mode).

The MCP1012 will accept the burst pattern command to stop gating if either VDD is biased via the internal HV linear regulator or if VDD is biased externally.

The design objective for Sleep mode is to minimize the MCP1012’s power dissipations as much as possible.

**FIGURE 4-8:** Externally Commanded to Enter and Exit Sleep Mode.
### 4.7 Application Circuits/Issues

The following is an example using the MCP1012 to start up the flyback converter illustrated in the Typical Application Circuit diagram.

- **Power Supply Requirements:**
  - Universal AC line input
  - 5V output
  - Output current limit, adjustable between 0.5A and 3A
  - Switching frequency of 65 kHz
  - Low-Power Standby mode

- **Theory of Operation:**
  - MCP1012 enters Start-up mode upon application of the AC line
  - Power delivery switch is open to isolate the load from the power supply output:
    - An example of a power delivery device would be the UCS2113
  - MCP1012 is programmed to deliver a fixed start-up power
  - Preload clamps the main output to a voltage just below the 5V regulation point:
    - Preload ensures all circuitry is properly biased
    - The secondary-side controller (µC) powers up
  - The secondary-side controller, through an isolator, regulates voltage across preload to 5V (Normal Run mode)
  - Power supply waits for commands from the application to apply power to the load:
    - Otherwise, the secondary-side controller can use the MCP1012’s ‘Sleep’ command to enter a ‘Standby mode’ until the application commands power to be applied to the load
    - The secondary-side controller can communicate to the application via an I²C/USB UART (an example of an I²C/USB UART is the MCP2221A)

- **Determining the LFO frequency to achieve the desired start-up power:**
  - Choose 1W as the desired start-up power to the secondary:
    - This will be the power dissipated by the preload until the secondary-side controller assumes control
    - If the secondary-side controller fails to assume control, then the preload should be designed to dissipate the start-up power indefinitely
  - Assume an additional loss of 0.4W in the flyback converter’s output rectifier:
    - 1.4W of power delivered by the transformer to the secondary
  - Assume that this 15W rated flyback converter’s transformer has a primary magnetization inductance ($L_{MAG}$) of 1 mH
  - The typical fixed off-time of the MCP1012’s internal current regulator is 21 µs typical
  - The current sense resistor value was chosen to be 0.25Ω:
    - When REF1 for COMP1 is set for 252 mV (in Normal Run mode), this allows a peak current of 1A; therefore, the maximum allowable power to be delivered to the secondary in Normal Run mode is: $0.5 \times L_{MAG} \times 1^2 \times 65000 = 32.5W$
    - When REF1 for COMP1 is set for 125 mV (in Start-up mode), this allows a peak current of 0.5A
  - Determine the on-time of the internal current regulator:
    - Assume a median input voltage to the flyback converter of 248 VDC; the internal current regulator maintains a constant start-up power over the universal AC line range
    - The on-time is equal to: $0.5A \times L_{MAG}/248 VDC$ or 2.016 µs; the off-time is a constant 21 µs
    - Therefore, the internal current regulator’s switching period is: $2.016 \mu s + 21 \mu s = 23.016 \mu s$ typical or a switching frequency of 43.4 kHz
    - The energy per switch cycle of the internal current regulator is equal to $0.5 \times L_{MAG} \times 0.5^2$ or 0.000125 Joules
  - The energy per 16 switch cycles of the internal current regulator is equal to $16 \times 0.000125$ Joules or 0.002 Joules
  - The LFO frequency needed for 1.4W is equal to 1.4W/0.002 Joules or 700 Hz:
    - The LFO period is $1/700 = 1.429$ ms
    - The resistor value needed for the LFO pin is equal to $5 \times 10^7/700 = 6011.2$ or ~65.4 kΩ
    - The LFO ‘on-time’ is equal to $16 \times 23.016 \mu s$ or 0.368 ms
    - The LFO ‘duty cycle’ is equal to $0.368$ ms/1.429 ms or 25.8%
4.8 Digital Optocoupler Isolation

Typically, the power supply's external controller is located on the load side of the power supply, and the MCP1012 is located on the AC line side of the power supply, where the two sides of the power supply are separated by a safety isolation barrier. Therefore, it is necessary to have a circuit that crosses the isolation barrier so that the external controller can send PWM commands to the PULSE pin of the MCP1012.

The MCP1012’s PULSE pin has the same ratings as the MCP1012’s VDD pin. The purpose for this is that either an optocoupler circuit or a transformer pulse forming circuit would not require a series regulator and could be powered from the transformer’s primary-side tertiary winding.

**FIGURE 4-9:** Digital Optocoupler Isolation.

An example of an optocoupler application circuit that could use the HCPL2202, whose receiver side has a 20V rating. The example is illustrated in Figure 4-9.

- A diode would isolate the HCPL2202 from directly loading the VDD pin of the MCP1012:
  - The HCPL2202 is powered only by the bias winding
  - The VDD of the MCP1012 will not tolerate much external loading

- No series regulator is needed for VCC:
  - VDD’s OVLO prevents the voltage from exceeding 17.9V typical at the VDD pin
  - The PULSE pin has a logic threshold HIGH for a voltage greater than 3.5V. The threshold is LOW for a voltage lower than 1.5V if a 5V series regulator is desired in order to use a different brand of digital optoisolator

- The MCP1012 only responds to commands on its PULSE pin when its VDD is greater than 11.5V typical:
  - Therefore, that means the bias winding is actively powering the MCP1012 and the HCPL2202

4.9 Pulse Transformer Isolation

Below is an example of a pulse transformer pulse-former circuit. The pulse transformer is a one-turn primary and a one-turn secondary traces in PCB artwork where two U Core halves meet through slots in the PWM where the traces pass through the core. One trace is on the top side artwork and the other trace is on the far side artwork for voltage isolation. PDRV is the driver output that sends the PWM signal from the external controller on the load side of the power supply to the PULSE pin of the MCP1012 on the AC line side of the power supply. The circuit forms the voltage waveform on the PULSE pin from the on and off current spikes through the transformer. The pulse-forming circuit is biased at the MCP1012’s VDD potential.

**FIGURE 4-10:** Planar PULSE Isolation Scheme.
5.0 PACKAGING INFORMATION

5.1 Package Marking Information

Legend:

- XX...X: Customer-specific information
- Y: Year code (last digit of calendar year)
- YY: Year code (last 2 digits of calendar year)
- WW: Week code (week of January 1 is week ‘01’)
- NNN: Alphanumeric traceability code
- E3: Pb-free JEDEC designator for Matte Tin (Sn)
*: This package is Pb-free. The Pb-free JEDEC designator (E3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.
Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging
7-Lead Small Outline Integrated Circuit (EKA) - 3.90 mm (.150 In.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

- **Pin 1 visual index feature may vary, but must be located within the hatched area.**
- **Dimensioning and tolerancing per ASME Y14.5M**
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Number of Terminals</td>
<td>N</td>
</tr>
<tr>
<td>Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
</tr>
<tr>
<td>Terminal Width</td>
<td>b</td>
</tr>
<tr>
<td>Terminal Thickness</td>
<td>c</td>
</tr>
<tr>
<td>Corner Chamfer</td>
<td>h</td>
</tr>
<tr>
<td>Terminal Length</td>
<td>L</td>
</tr>
<tr>
<td>Footprint</td>
<td>L1</td>
</tr>
<tr>
<td>Lead Bend Radius</td>
<td>R1</td>
</tr>
<tr>
<td>Lead Bend Radius</td>
<td>R2</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>θ</td>
</tr>
<tr>
<td>Mold Draft Angle</td>
<td>θ1</td>
</tr>
<tr>
<td>Lead Angle</td>
<td>θ2</td>
</tr>
</tbody>
</table>

**Notes:**

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensioning and tolerancing per ASME Y14.5M

Microchip Technology Drawing C04-1278 Rev A Sheet 2 of 2
7-Lead Small Outline Integrated Circuit (EKA) - 3.90 mm (.150 In.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

**RECOMMENDED LAND PATTERN**

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Contact Pitch</td>
<td>E</td>
<td>1.27 BSC</td>
<td>Contact Pad Spacing</td>
</tr>
<tr>
<td>Contact Pad Length (Xnn)</td>
<td>X</td>
<td>0.60</td>
<td>Contact Pad Length (Xnn)</td>
</tr>
</tbody>
</table>

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M
   
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
APPENDIX A: REVISION HISTORY

Revision B (April 2020)
The following is the list of modifications:
• Updated Product Identification System.
• Package available in Tape and Reel option

Revision A (February 2020)
• Original Release of this Document.
## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>X(1)</th>
<th>-X</th>
<th>/XXX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td>Media Type</td>
<td>Temperature Range</td>
<td>Package</td>
</tr>
<tr>
<td>MCP1012</td>
<td>= Primary-Side Start-up IC for Isolated Converters</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>= Tape and Reel</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V</td>
<td>= -40°C to +105°C (Industrial)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EKA</td>
<td>= Small Outline (SOIC)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Examples:

a) MCP1012-V/EKA: Primary-Side Start-up IC, Tape and Reel, -40°C to +105°C, 7-Lead SOIC

### Note 1:
Package available in Tape and Reel option.
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks
The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANcheck, LinkMD, maxStylus, maTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolaFire, Prochip Designer, QTouch, SAM-BA, SensGenuty, SpyNic, SST, SST Logo, SuperFlash, Symmetrical, SyncServer, Tachyon, TempTracker, TimeSource, tinyAVR, UNI/O, Vector, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-5952-1
# Worldwide Sales and Service

## AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  

Technical Support:  
[http://www.microchip.com/support](http://www.microchip.com/support)

**Web Address:**  
[www.microchip.com](http://www.microchip.com)

### Americas locations

- **Atlanta**  
  Duluth, GA  
  Tel: 678-957-9614  
  Fax: 678-957-1455

- **Austin, TX**  
  Tel: 512-257-3370

- **Boston**  
  Westborough, MA  
  Tel: 774-760-0087  
  Fax: 774-760-0088

- **Chicago**  
  Itasca, IL  
  Tel: 630-285-0071  
  Fax: 630-285-0075

- **Dallas**  
  Addison, TX  
  Tel: 972-818-7423  
  Fax: 972-818-2924

- **Detroit**  
  Novi, MI  
  Tel: 248-848-4000

- **Houston, TX**  
  Tel: 281-894-5983

- **Indianapolis**  
  Noblesville, IN  
  Tel: 317-773-8323  
  Fax: 317-773-5453  
  Tel: 317-536-2380

- **Los Angeles**  
  Mission Viejo, CA  
  Tel: 949-462-9523  
  Fax: 949-462-9608  
  Tel: 951-273-7800

- **Raleigh, NC**  
  Tel: 919-844-7510

- **New York, NY**  
  Tel: 631-435-6000

- **San Jose, CA**  
  Tel: 408-735-9110  
  Tel: 408-436-4270

- **Canada - Toronto**  
  Tel: 905-695-1980  
  Fax: 905-695-2078

## ASIA/PACIFIC

**Australia - Sydney**  
Tel: 61-2-9886-6733

**China - Beijing**  
Tel: 86-10-8569-7000

**China - Chengdu**  
Tel: 86-28-8665-5511

**China - Chongqing**  
Tel: 86-23-8980-9588

**China - Dongguan**  
Tel: 86-769-8702-9880

**China - Guangzhou**  
Tel: 86-20-8755-8029

**China - Hangzhou**  
Tel: 86-571-8792-8115

**China - Hong Kong SAR**  
Tel: 852-2943-5100

**China - Nanjing**  
Tel: 86-25-8473-2460

**China - Qingdao**  
Tel: 86-532-8502-7355

**China - Shanghai**  
Tel: 86-21-3326-8000

**China - Shenyang**  
Tel: 86-24-2334-2829

**China - Shenzhen**  
Tel: 86-755-8664-2200

**China - Suzhou**  
Tel: 86-186-6233-1526

**China - Wuhan**  
Tel: 86-27-5980-5300

**China - Xian**  
Tel: 86-29-8833-7252

**China - Xiamen**  
Tel: 86-592-2386138

**China - Zuhai**  
Tel: 86-756-3210040

**India - Bangalore**  
Tel: 91-80-3090-4444

**India - New Delhi**  
Tel: 91-11-4160-8631

**India - Pune**  
Tel: 91-20-4121-0141

**Japan - Osaka**  
Tel: 81-6-6152-7160

**Japan - Tokyo**  
Tel: 81-3-6880-3770

**Korea - Daegu**  
Tel: 82-53-744-4301

**Korea - Seoul**  
Tel: 82-2-554-7200

**Malaysia - Kuala Lumpur**  
Tel: 60-3-7651-7906

**Malaysia - Penang**  
Tel: 60-4-227-8870

**Philippines**  
Tel: 63-2-634-9065

**Singapore**  
Tel: 65-6334-8870

**Taiwan**  
Tel: 886-3-577-8366

**Taiwan**  
Tel: 886-7-213-7830

**Taiwan**  
Tel: 886-2-2508-8600

**Thailand**  
Tel: 66-2-694-1351

**Vietnam - Ho Chi Minh**  
Tel: 84-8-5448-2100

## ASIA/PACIFIC

**EUROPE**

**Austria - Wels**  
Tel: 43-7242-2244-39

**Denmark - Copenhagen**  
Tel: 45-4485-5910

**Finland - Espoo**  
Tel: 358-9-4520-820

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Garching**  
Tel: 49-8931-9700

**Germany - Han**  
Tel: 49-2129-3766400

**Germany - Heilbronn**  
Tel: 49-7131-72400

**Germany - Karlsruhe**  
Tel: 49-721-625370

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Germany - Rosenheim**  
Tel: 49-8031-354-560

**Israel - Ra’anana**  
Tel: 972-9-744-7705

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Italy - Padova**  
Tel: 39-049-7625286

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Norway - Trondheim**  
Tel: 47-7288-4388

**Poland - Warsaw**  
Tel: 48-22-3325737

**Romania - Bucharest**  
Tel: 40-21-407-87-50

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**Sweden - Gothenberg**  
Tel: 46-31-704-60-40

**Sweden - Stockholm**  
Tel: 46-8-5090-4654

**UK - Wokingham**  
Tel: 44-118-921-5800  
Fax: 44-118-921-5820