<table>
<thead>
<tr>
<th>REV</th>
<th>CHANGE DESCRIPTION</th>
<th>NAME</th>
<th>DATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Release</td>
<td></td>
<td>6-18-13</td>
</tr>
<tr>
<td>B</td>
<td>Removed R5, 10.0 Ohm Resistor on Magnetic Center Taps</td>
<td></td>
<td>1-7-14</td>
</tr>
</tbody>
</table>

Any assistance, services, comments, information, or suggestions provided by SMSC (including without limitation any comments to the effect that the Company’s product designs do not require any changes) (collectively, “SMSC Feedback”) are provided solely for the purpose of assisting the Company in the Company’s attempt to optimize compatibility of the Company’s product designs with certain SMSC products. SMSC does not promise that such compatibility optimization will actually be achieved. Circuit diagrams utilizing SMSC products are included as a means of illustrating typical applications; consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice.

**DOCUMENT DESCRIPTION**

Schematic Checklist for the LAN9500AI, 56-pin QFN Package
LAN9500AI QFN Phy Interface:

1. TXP (pin 3); This pin is the transmit twisted pair output positive connection from the internal phy. It requires a 49.9Ω, 1.0% pull-up resistor to VDD33A (created from +3.3V). This pin also connects to the transmit channel of the magnetics.

2. TXN (pin 2); This pin is the transmit twisted pair output negative connection from the internal phy. It requires a 49.9Ω, 1.0% pull-up resistor to VDD33A (created from +3.3V). This pin also connects to the transmit channel of the magnetics.

3. For Transmit Channel connection and termination details, refer to Figure 1.

4. RXP (pin 6); This pin is the receive twisted pair input positive connection to the internal phy. It requires a 49.9Ω, 1.0% pull-up resistor to VDD33A (created from +3.3V). This pin also connects to the receive channel of the magnetics.

5. RXN (pin 5); This pin is the receive twisted pair input negative connection to the internal phy. It requires a 49.9Ω, 1.0% pull-up resistor to VDD33A (created from +3.3V). This pin also connects to the receive channel of the magnetics.

6. For Receive Channel connection and termination details, refer to Figure 2.
Figure 1 – Transmit Channel Connections and Terminations

Figure 2 - Receive Channel Connections and Terminations
LAN9500AI QFN Magnetics:

1. The center tap connection on the LAN9500AI side for the transmit channel must be connected to VDDA (created from +3.3V) directly. The transmit channel center tap of the magnetics also connects to the receive channel center tap of the magnetics.

2. The center tap connection on the LAN9500AI side for the receive channel is connected to the transmit channel center tap on the magnetics. In addition, a 0.022 μF capacitor is required from the receive channel center tap of the magnetics to digital ground.

3. The center tap connection on the cable side (RJ45 side) for the transmit channel should be terminated with a 75Ω resistor through a 1000 pF, 2KV capacitor (Cmagterm) to chassis ground.

4. The center tap connection on the cable side (RJ45 side) for the receive channel should be terminated with a 75Ω resistor through a 1000 pF, 2KV capacitor (Cmagterm) to chassis ground.

5. Only one 1000 pF, 2KV capacitor (Cmagterm) to chassis ground is required. It is shared by both TX & RX center taps.

6. Assuming the design of an end-point device (NIC), pin 1 of the RJ45 is TX+ and should trace through the magnetics to TXP (pin 3) of the LAN9500AI QFN.

7. Assuming the design of an end-point device (NIC), pin 2 of the RJ45 is TX- and should trace through the magnetics to TXN (pin 2) of the LAN9500AI QFN.

8. Assuming the design of an end-point device (NIC), pin 3 of the RJ45 is RX+ and should trace through the magnetics to RXP (pin 6) of the LAN9500AI QFN.

9. Assuming the design of an end-point device (NIC), pin 6 of the RJ45 is RX- and should trace through the magnetics to RXN (pin 5) of the LAN9500AI QFN.

10. When using the SMSC LAN9500AI in the HP Auto MDIX mode of operation, the use of an Auto MDIX style magnetics module is required.

11. In order to guarantee IEEE compliancy over the entire temperature range of operation, the magnetics used in conjunction with the LAN9500AI must be rated for Industrial Temperature use.
RJ45 Connector:

1. Pins 4 & 5 of the RJ45 connector connect to one pair of unused wires in CAT-5 type cables. These should be terminated to chassis ground through a 1000 pF, 2KV capacitor ($C_{rjterm}$). There are two methods of accomplishing this:

   a) Pins 4 & 5 can be connected together with two 49.9Ω resistors. The common connection of these resistors should be connected through a third 49.9Ω to the 1000 pF, 2KV capacitor ($C_{rjterm}$).

   b) For a lower component count, the resistors can be combined. The two 49.9Ω resistors in parallel look like a 25Ω resistor. The 25Ω resistor in series with the 49.9Ω makes the whole circuit look like a 75Ω resistor. So, by shorting pins 4 & 5 together on the RJ45 and terminating them with a 75Ω resistor in series with the 1000 pF, 2KV capacitor ($C_{rjterm}$) to chassis ground, creates an equivalent circuit.

2. Pins 7 & 8 of the RJ45 connector connect to one pair of unused wires in CAT-5 type cables. These should be terminated to chassis ground through a 1000 pF, 2KV capacitor ($C_{rjterm}$). There are two methods of accomplishing this:

   a) Pins 7 & 8 can be connected together with two 49.9Ω resistors. The common connection of these resistors should be connected through a third 49.9Ω to the 1000 pF, 2KV capacitor ($C_{rjterm}$).

   b) For a lower component count, the resistors can be combined. The two 49.9Ω resistors in parallel look like a 25Ω resistor. The 25Ω resistor in series with the 49.9Ω makes the whole circuit look like a 75Ω resistor. So, by shorting pins 4 & 5 together on the RJ45 and terminating them with a 75Ω resistor in series with the 1000 pF, 2KV capacitor ($C_{rjterm}$) to chassis ground, creates an equivalent circuit.

3. The RJ45 shield should be attached directly to chassis ground.
+3.3V Power Supply Connections:

1. The digital supply (VDD33IO) pins on the LAN9500AI QFN are 25, 35, 48, 51 & 52. They require a connection to +3.3V.

2. Each power pin should have one .01 μF (or smaller) capacitor to decouple the LAN9500AI. The capacitor size should be SMD_0603 or smaller.

3. The analog supply (VDD33A) pins on the LAN9500AI QFN are 4, 9 & 15. They require a connection to +3.3V through a ferrite bead. Be sure to place bulk capacitance on each side of the ferrite bead.

4. Each VDD33A pin should have one .01 μF (or smaller) capacitor to decouple the LAN9500AI. The capacitor size should be SMD_0603 or smaller.

Figure 3 - +3.3V Power Supply Connections
VDDCORE:

1. VDDCORE (pins 21 & 50), these two pins are used to provide bypassing for the +1.2V core regulator. Each pin requires a 0.01 \( \mu \text{F} \) decoupling capacitor. Each capacitor should be located as close as possible to its pin without using vias. In addition, pin 50 requires a bulk capacitor placed as close as possible to pin 50. The bulk capacitor must have a value of at least 1.0 \( \mu \text{F} \), and have an ESR (equivalent series resistance) of no more than 2.0 \( \Omega \). SMSC recommends a very low ESR ceramic capacitor for design stability. Other values, tolerances & characteristics are not recommended.

Caution: This +1.2V supply is for internal logic only and LAN9500AI use only. Do Not power other external circuits or devices with this supply.

2. VDDPLL (pin 10), this pin supplies power for the core PLL. This pin must be connected to VDDCORE through a ferrite bead. Be sure to place bulk capacitance on each side of the ferrite bead.

3. The VDDPLL pin should have one .01 \( \mu \text{F} \) (or smaller) capacitor to decouple the LAN9500AI. The capacitor size should be SMD_0603 or smaller.

4. VDDUSBPLL (pin 17), this pin supplies power for the USB PLL. This pin must be connected to VDDCORE through a second ferrite bead. Be sure to place bulk capacitance on each side of the ferrite bead.

5. The VDDUSBPLL pin should have one .01 \( \mu \text{F} \) (or smaller) capacitor to decouple the LAN9500AI. The capacitor size should be SMD_0603 or smaller.

![Figure 4 - LAN9500AI +1.2V Power Connections](image)
Ground Connections:

1. All grounds, the digital ground pins (GND), the core ground pins (GND_CORE) and the analog ground pins (VSS_A) on the LAN9500AI QFN, are all connected internally to the exposed die paddle ground (VSS). The EDP Ground pad on the underside of the LAN9500AI must be connected directly to a solid, contiguous digital ground plane.

2. On the PCB, we recommend one Digital Ground. We do not recommend running separate ground planes for any of our LAN products.

Crystal Connections:

1. A 25.000 MHz crystal must be used with the LAN9500AI QFN. For exact specifications and tolerances refer to the latest revision LAN9500AI data sheet.

2. XI (pin 18) on the LAN9500AI QFN is the clock circuit input. This pin requires a 15 – 33 pF capacitor to digital ground. One side of the crystal connects to this pin.

3. XO (pin 19) on the LAN9500AI QFN is the clock circuit output. This pin requires a matching 15 – 33 pF capacitor to ground and the other side of the crystal.

4. Since every system design is unique, the capacitor values are system dependant. The PCB design, the crystal selected, the layout and the type of caps selected all contribute to the characteristics of this circuit. Once the board is complete and operational, it is up to the system engineer to analyze this circuit in a lab environment. The system engineer should verify the frequency, the stability and the voltage level of the circuit to guarantee that the circuit meets all design criteria as put forth in the data sheet.

5. For proper operation, the additional external 1.0M Ω resistor across the crystal is no longer required. The necessary resistance has been designed-in internally on the LAN9500AI QFN.

6. In order to guarantee IEEE compliancy over the entire temperature range of operation, the crystal used in conjunction with the LAN9500AI must be rated for Industrial Temperature use.

EEPROM Interface:

1. EECS (pin 30) on the LAN9500AI QFN connects to the external EEPROM’s CS pin.

2. EECLK (pin 29) on the LAN9500AI QFN connects to the external EEPROM’s serial clock pin.

3. EEDI (pin 32) on the LAN9500AI QFN connects to the external EEPROM’s Data Out pin.

4. EEDO (pin 31) on the LAN9500AI QFN connects to the external EEPROM’s Data In pin.

5. Be sure to select a 3-wire style 1K/2K/4K EEPROM that is organized for 128 x 8-bit or 256/512 x 8-bit operation.
**EXRES Resistor:**

1. EXRES (pin 8) on the LAN9500AI QFN should connect to digital ground through a 12.0K \( \Omega \) resistor with a tolerance of 1.0%. This pin is used to set-up critical bias currents for the embedded 10/100 Ethernet Physical device.

**USBRBIAS Resistor:**

1. USBRBIAS (pin 16) on the LAN9500AI QFN should connect to digital ground through a 12.0K \( \Omega \) resistor with a tolerance of 1.0%. This pin is used to set-up critical bias currents for the embedded USB Physical device.

**Required External Pull-ups/Pull-downs:**

1. GPIO0 (pin 46) A pull-up resistor would be required if this pin is programmed as an Open Drain Output.
2. GPIO1 (pin 23) A pull-up resistor would be required if this pin is programmed as an Open Drain Output.
3. GPIO2 (pin 22) A pull-up resistor would be required if this pin is programmed as an Open Drain Output.
4. GPIO3 (pin 45) A pull-up resistor would be required if this pin is programmed as an Open Drain Output.
5. GPIO4 (pin 56) A pull-up resistor would be required if this pin is programmed as an Open Drain Output.
6. GPIO5 (pin 55) A pull-up resistor would be required if this pin is programmed as an Open Drain Output.
7. GPIO6 (pin 54) A pull-up resistor would be required if this pin is programmed as an Open Drain Output.
8. GPIO7 (pin 53) A pull-up resistor would be required if this pin is programmed as an Open Drain Output.
9. GPIO8 (pin 26) A pull-up resistor would be required if this pin is programmed as an Open Drain Output.
10. GPIO9 (pin 27) A pull-up resistor would be required if this pin is programmed as an Open Drain Output.
11. GPIO10 (pin 28) A pull-up resistor would be required if this pin is programmed as an Open Drain Output.
**MII Interface:**

1. When utilizing either an external MII Phy or an MII Connector, the following table indicates the proper connections for the 17 signals.

<table>
<thead>
<tr>
<th>From:</th>
<th>Connects To:</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>LAN9500AI QFN</strong></td>
<td><strong>MII Physical Device</strong></td>
</tr>
<tr>
<td>RXD0 (pin 36)</td>
<td>RXD&lt;0&gt;</td>
</tr>
<tr>
<td>RXD1 (pin 38)</td>
<td>RXD&lt;1&gt;</td>
</tr>
<tr>
<td>RXD2 (pin 39)</td>
<td>RXD&lt;2&gt;</td>
</tr>
<tr>
<td>RXD3 (pin 40)</td>
<td>RXD&lt;3&gt;</td>
</tr>
<tr>
<td>RX_DV (pin 42)</td>
<td>RX_DV</td>
</tr>
<tr>
<td>RX_ER (pin 44)</td>
<td>RX_ER</td>
</tr>
<tr>
<td>RX_CLK (pin 41)</td>
<td>RX_CLK</td>
</tr>
<tr>
<td>TXD0 (pin 56)</td>
<td>TXD&lt;0&gt;</td>
</tr>
<tr>
<td>TXD1 (pin 55)</td>
<td>TXD&lt;1&gt;</td>
</tr>
<tr>
<td>TXD2 (pin 54)</td>
<td>TXD&lt;2&gt;</td>
</tr>
<tr>
<td>TXD3 (pin 53)</td>
<td>TXD&lt;3&gt;</td>
</tr>
<tr>
<td>TX_EN (pin 43)</td>
<td>TX_EN</td>
</tr>
<tr>
<td>TX_CLK (pin 47)</td>
<td>TX_CLK</td>
</tr>
<tr>
<td>CRS (pin 45)</td>
<td>CRS</td>
</tr>
<tr>
<td>COL (pin 46)</td>
<td>COL</td>
</tr>
<tr>
<td>MDIO (pin 23)</td>
<td>MDIO</td>
</tr>
<tr>
<td>MDC (pin 22)</td>
<td>MDC</td>
</tr>
</tbody>
</table>

2. If the MII interface is not used by the system, do not terminate on the board level. These pins have the proper internal terminations and should be left as no-connects.
USB Interface:

1. USBDP (pin 12), this pin is the USB channel positive data pin. This pin should be connected directly to pin 3 (D+) on a standard 4-pin, upstream USB connector (Type “B”).

2. USBDM (pin 11), this pin is the USB channel negative data pin. This pin should be connected directly to pin 2 (D-) on a standard 4-pin, upstream USB connector (Type “B”).

3. Typical Bus Powered applications will connect pin 1 (VCC) on a standard 4-pin, upstream USB connector (Type “B”) directly to a 2000 mA ferrite bead. This ferrite bead will in turn feed a LDO +5.0V-to-+3.3V voltage regulator to power the LAN9500AI.

4. We recommend no bulk capacitance be placed on pin 1 (VCC) of the USB connector in Bus Powered applications. On the voltage regulator side of the ferrite bead, we recommend limiting the bulk capacitance to 4.7 uF. This should satisfy the 10.0 uF total capacitance to limit in-rush current as required by the USB specification.

5. Typical applications will connect pin 4 (Ground) on a standard 4-pin, upstream USB connector (Type “B”) directly to digital ground.

6. The two metal shield connections on the USB connector should be connected directly to a suitable chassis ground plane.

7. VBUS_DET (pin 20), this pin detects the state of the supplied downstream power. This pin must be tied to VDD33IO when operating in Bus-Powered mode. When using the LAN9500AI in Self-Powered mode, this pin should be tied to the USB power through the recommended circuit below. This pin has a weak internal pull-down.

Self-Powered Mode Circuitry
**Configuration Straps:**

1. All configuration strap values are latched in on Power-On Reset and System Reset. For more detailed information of each bit and functionality, consult the latest version of the LAN9500AI data sheet.

2. **PWR_SEL** (pin 29), this pin determines the default power setting when no EEPROM is present. This strap is overridden by the EEPROM. The settings are as follows:
   - 0 = LAN9500AI is bus powered
   - 1 = LAN9500AI is self powered

   See the latest version of the LAN9500AI data sheet for complete details. This pin has a weak internal pull-down and can be driven high with an external 10.0K Ω resistor to VDD33IO.

3. **AUTOMDIX_EN** (pin 31), this pin determines the default Auto MDIX setting. The settings are as follows:
   - 0 = Auto MDIX is disabled
   - 1 = Auto MDIX is enabled

   See the latest version of the LAN9500AI data sheet for complete details. This pin has a weak internal pull-up and can be driven low with an external 10.0K Ω resistor to digital ground.

4. **PORT_SWAP** (pin 54), this pin determines the mapping of the USB +/- pins. The settings are as follows:
   - 0 = USBDP maps to USB D+ & USBDM maps to USB D-
   - 1 = USBDP maps to USB D- & USBDM maps to USB D+

   See the latest version of the LAN9500AI data sheet for complete details. This pin has a weak internal pull-down and can be driven high with an external 10.0K Ω resistor to VDD33IO.

5. **PHY_SEL** (pin 34), this pin determines whether the internal Ethernet Phy is enabled or the LAN9500AI will be used with an external Ethernet Phy. The settings are as follows:
   - 0 = Internal Phy is used
   - 1 = External Phy is used

   See the latest version of the LAN9500AI data sheet for complete details. This pin has a weak internal pull-down and can be driven high with an external 10.0K Ω resistor to VDD33IO.

6. **RMT_WKP** (pin 55), this pin determines the default descriptor values for remote wakeup functionality. This strap is overridden by the EEPROM. The settings are as follows:
   - 0 = Remote wakeup is not supported
   - 1 = Remote wakeup is supported

   See the latest version of the LAN9500AI data sheet for complete details. This pin has a weak internal pull-down and can be driven high with an external 10.0K Ω resistor to VDD33IO.
7. EEP_DISABLE (pin 56), this pin disables autoloading of the EEPROM contents. The assertion of this strap does not prevent register access to the EEPROM. The settings are as follows:

\[
\begin{align*}
0 &= \text{EEPROM is recognized if present} \\
1 &= \text{EEPROM is not recognized even if it is present}
\end{align*}
\]

See the latest version of the LAN9500AI data sheet for complete details. This pin has a weak internal pull-down and can be driven high with an external 10.0K Ω resistor to VDD33IO.

8. EEP_SIZE (pin 53), this pin determines the size of the EEPROM currently attached to the LAN9500AI. The settings are as follows:

\[
\begin{align*}
0 &= 128 \times 8\text{-bit EEPROM is attached} \\
1 &= 256 \times 8\text{-bit or } 512 \times 8\text{-bit EEPROM is attached}
\end{align*}
\]

See the latest version of the LAN9500AI data sheet for complete details. This pin has a weak internal pull-up and can be driven low with an external 10.0K Ω resistor to digital ground.
Miscellaneous:

1. There is one No-Connect pin on the LAN9500AI. It is very important that this pin (pin 14) remain a no-connect. Pin 7 can be considered as an optional No-Connect. See QuickCheck Pinout Table for details.

2. nRESET (pin 24), this pin is an active-low reset input. This signal resets all logic and registers within the LAN9500AI. This signal is pulled high with a weak internal pull-up resistor. If nRESET is left unconnected the LAN9500AI will rely on its internal power-on reset circuitry.

3. nPHY_INT (pin 1), this pin is configured as either an output or input depending upon the Ethernet Phy configuration. When using the internal Ethernet Phy, this pin is configured as an output and indicates the Phy interrupt status. This signal is an active low indication. When using an external Ethernet Phy with the LAN9500AI, this pin is configured as an input to the internal MAC and indicates the Phy interrupt status. This signal is an active low indication. When in this mode, this input is configured with a weak internal pull-up.

4. nPHY_RST (pin 37), this pin is configured as an output when the LAN9500AI is in external Ethernet Phy mode. This signal is an active low indication. This signal should be routed to the nRESET input of the external Phy to reset all registers.

5. nFDX_LED (pin 26), nLNKA_LED (pin 27) & nSPD_LED (pin 28), can be programmed via register settings to display various Ethernet activity such as Speed, Link & Duplex Status. See the latest version of the LAN9500AI data sheet for complete details. These pins have weak internal pull-ups.

6. The LAN9500AI has an IEEE 1149.1 compliant JTAG Boundary Scan interface. This test interface can be utilized to accomplish board level testing to ensure system functionality and board manufacturability. For details, see the LAN9500AI data sheet.

7. TEST1 (pin 49), this pin must be tied directly to +3.3V in order to ensure proper operation.

8. TEST2 (pin 13), this pin must be tied directly to digital ground in order to ensure proper operation.

9. TEST3 (pin 33), this pin must be tied directly to digital ground in order to ensure proper operation.

10. Incorporate a large SMD resistor (SMD_1210) to connect the chassis ground to the digital ground. This will allow some flexibility at EMI testing for different grounding options. Leave the resistor out, the two grounds are separate. Short them together with a zero ohm resistor. Short them together with a cap or a ferrite bead for best performance.

11. Be sure to incorporate enough bulk capacitors (4.7 - 22µF caps) for each power plane.

12. In order to guarantee IEEE compliancy over the entire temperature range of operation, all components used in the customer’s application must be rated for Industrial Temperature use. Processors, crystals, oscillators, magnetics and all integrated circuits must be rated properly to avoid operational inconsistencies.
**LAN9500AI QFN QuickCheck Pinout Table:**

Use the following table to check the LAN9500AI QFN shape in your schematic.

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Pin Name</th>
<th>Pin No.</th>
<th>Pin Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>nPHY_INT</td>
<td>29</td>
<td>EECLK / PWRSEL</td>
</tr>
<tr>
<td>2</td>
<td>TXN</td>
<td>30</td>
<td>EECS</td>
</tr>
<tr>
<td>3</td>
<td>TXP</td>
<td>31</td>
<td>EEDO / AUTOMDIx_EN</td>
</tr>
<tr>
<td>4</td>
<td>VDD33A</td>
<td>32</td>
<td>EEDI</td>
</tr>
<tr>
<td>5</td>
<td>RXN</td>
<td>33</td>
<td>TEST3</td>
</tr>
<tr>
<td>6</td>
<td>RXP</td>
<td>34</td>
<td>PHY_SEL</td>
</tr>
<tr>
<td>7</td>
<td>NC1</td>
<td>35</td>
<td>VDD33I0</td>
</tr>
<tr>
<td>8</td>
<td>EXRES</td>
<td>36</td>
<td>nTRST / RXD0</td>
</tr>
<tr>
<td>9</td>
<td>VDD33A</td>
<td>37</td>
<td>TDO / nPHY_RST</td>
</tr>
<tr>
<td>10</td>
<td>VDDPLL</td>
<td>38</td>
<td>TCK / RXD1</td>
</tr>
<tr>
<td>11</td>
<td>USBDM</td>
<td>39</td>
<td>TMS / RXD2</td>
</tr>
<tr>
<td>12</td>
<td>USBDP</td>
<td>40</td>
<td>TDI / RXD3</td>
</tr>
<tr>
<td>13</td>
<td>TEST2</td>
<td>41</td>
<td>RXCLK</td>
</tr>
<tr>
<td>14</td>
<td>NC2</td>
<td>42</td>
<td>RXDV</td>
</tr>
<tr>
<td>15</td>
<td>VDD33A</td>
<td>43</td>
<td>TXEN</td>
</tr>
<tr>
<td>16</td>
<td>USBRBIAS</td>
<td>44</td>
<td>RXER</td>
</tr>
<tr>
<td>17</td>
<td>VDDUSBPLL</td>
<td>45</td>
<td>CRS / GPIO3</td>
</tr>
<tr>
<td>18</td>
<td>XI</td>
<td>46</td>
<td>COL / GPIO0</td>
</tr>
<tr>
<td>19</td>
<td>XO</td>
<td>47</td>
<td>TXCLK</td>
</tr>
<tr>
<td>20</td>
<td>VBUS_DET</td>
<td>48</td>
<td>VDD33I0</td>
</tr>
<tr>
<td>21</td>
<td>VDDCORE</td>
<td>49</td>
<td>TEST1</td>
</tr>
<tr>
<td>22</td>
<td>MDC / GPIO2</td>
<td>50</td>
<td>VDDCORE</td>
</tr>
<tr>
<td>23</td>
<td>MDIO / GPIO1</td>
<td>51</td>
<td>VDD33I0</td>
</tr>
<tr>
<td>24</td>
<td>nRESET</td>
<td>52</td>
<td>VDD33I0</td>
</tr>
<tr>
<td>25</td>
<td>VDD33I0</td>
<td>53</td>
<td>TXD3 / GPIO7 / EEP_SIZE</td>
</tr>
<tr>
<td>26</td>
<td>nFDX_LED / GPIO8</td>
<td>54</td>
<td>TXD2 / GPIO6 / PORT_SWAP</td>
</tr>
<tr>
<td>27</td>
<td>nLNKA_LED / GPIO9</td>
<td>55</td>
<td>TXD1 / GPIO5 / RMT_WKP</td>
</tr>
<tr>
<td>28</td>
<td>nSPD_LED / GPIO10</td>
<td>56</td>
<td>TXD0 / GPIO4 / EEP_DISABLE</td>
</tr>
</tbody>
</table>

| 57 | EDP Ground Connection  
Exposed Die Paddle Ground  
Pad on Bottom of Package |

**Notes:**

1. Pin 7 is a no-connect on the LAN9500A and LAN9500AI device. It may be connected to VDD33A for backward compatibility with the LAN9500 and LAN9500I.
LAN9500AI QFN Package Drawing:

SMSC LAN950x
56 PIN QFN
(TOP VIEW)

VSS
Reference Material:

1. SMSC LAN9500AI Data Sheet; check web site for latest revision.

2. SMSC LAN9500AI CEB Schematic, Assembly No. 6514; check web site for latest revision.

3. SMSC LAN9500AI CEB PCB, Assembly No. 6514; order PCB from web site.

4. SMSC LAN9500AI CEB PCB Bill of Materials, Assembly No. 6514; check web site for latest revision.

5. CEB stands for Customer Evaluation Board.

6. SMSC LAN9500AI Reference Design, check web site for latest revision.

7. SMSC Reference Designs are schematics only; there are no associated PCBs.

8. For Qualified / Suggested Magnetics, use these two links to the SMSC LANCheck website:

   https://www2.smsc.com/mkt/web_lancheck.nsf/MagList?OpenForm

   https://www2.smsc.com/mkt/web_lancheck.nsf/MagCheck?OpenForm