HV9980

3-Channel LED Array Driver IC

Features

• Integrated 200V, 25Ω (Typical) MOSFETs
• Programmable Output Current of up to 80 mA per Channel
• TTL-Compatible PWM Dimming Inputs
• Three-Phase Synchronous Operation
• Leading Edge Blanking
• Individual Channel Short-Circuit Protection with Skip Mode
• Overtemperature Protection

General Description

The HV9980 is a fully integrated 3-channel peak-current PWM controller for driving buck converters in Constant Output Current mode. It is optimized for use with a large array of 20 mA to 80 mA LED strings, where multiple HV9980 ICs are used, sharing a common clock and a common reference voltage.

Both the clock and the voltage reference are external to the HV9980 for improved output current accuracy and uniform illumination. The output currents are programmed by controlling peak source current in each of the three internal 200V, 25Ω switching MOSFETs.

The peak current is detected by monitoring voltage at external sense resistors connected to RSENSE1-3. The switching MOSFET is turned off when the corresponding current sense signal exceeds the reference voltage applied at REF1-3 (in the case of normal output signal polarity). The beginning of the next switching cycle is determined by the external clock signal received at the CLK input. All three channels operate at a switching frequency of 1/6 of the external clock frequency and positioned 120º out-of-phase for the purpose of input and output ripple current reduction. Each channel is protected from an output Short-circuit condition. When an Overcurrent condition is detected in the output switch (RSENSE1-3), the corresponding channel shuts down for 200 µs. The HV9980 recovers automatically, when the Short-circuit Overcurrent condition is removed. Each current sense input (CS1-CS3) is equipped with a leading edge blanking delay to prevent false triggering of the current sense comparators due to circuit parasitics.

Overtemperature protection is included to prevent destructive failures due to overheating. Programmable slope compensation is available at each CS input. AGND and PGND1-3 must be tied together on the printed circuit board (PCB). VDD1-3 must be also connected together on the PCB.

Applications

• LCD Panel Backlighting
• DLP RPTV or Projector LED Engine Driver
• RGB Decorative Lighting
• General LED Lighting

General Description

The HV9980 is a fully integrated 3-channel peak-current PWM controller for driving buck converters in Constant Output Current mode. It is optimized for use with a large array of 20 mA to 80 mA LED strings, where multiple HV9980 ICs are used, sharing a common clock and a common reference voltage.

Both the clock and the voltage reference are external to the HV9980 for improved output current accuracy and uniform illumination. The output currents are programmed by controlling peak source current in each of the three internal 200V, 25Ω switching MOSFETs.

The peak current is detected by monitoring voltage at external sense resistors connected to RSENSE1-3. The switching MOSFET is turned off when the corresponding current sense signal exceeds the reference voltage applied at REF1-3 (in the case of normal output signal polarity). The beginning of the next switching cycle is determined by the external clock signal received at the CLK input. All three channels operate at a switching frequency of 1/6 of the external clock frequency and positioned 120º out-of-phase for the purpose of input and output ripple current reduction. Each channel is protected from an output Short-circuit condition. When an Overcurrent condition is detected in the output switch (RSENSE1-3), the corresponding channel shuts down for 200 µs. The HV9980 recovers automatically, when the Short-circuit Overcurrent condition is removed. Each current sense input (CS1-CS3) is equipped with a leading edge blanking delay to prevent false triggering of the current sense comparators due to circuit parasitics.

Overtemperature protection is included to prevent destructive failures due to overheating. Programmable slope compensation is available at each CS input. AGND and PGND1-3 must be tied together on the printed circuit board (PCB). VDD1-3 must be also connected together on the PCB.

Applications

• LCD Panel Backlighting
• DLP RPTV or Projector LED Engine Driver
• RGB Decorative Lighting
• General LED Lighting

See Table 3-1 for pin information.
Functional Block Diagram
1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Supply Voltage, VDD1–3 ............................................................................................................................. –0.3V to +10V
DRAIN1–3 Outputs ................................................................................................................................ –0.3V to +200V
CS1–3 Inputs ............................................................................................................................................. –0.3V to +5V
Other Inputs and Outputs ........................................................................................................................... –0.3V to VDD
Supply Current, IDD ............................................................................................................................................ +10 mA
Junction Temperature, TJ (Note 1)....................................................................................................... –40°C to +150°C
Storage Temperature Range, TS .......................................................................................................... –65°C to +150°C

† Notice: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the
device. This is a stress rating only, and functional operation of the device at those or any other conditions above those
indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for
extended periods may affect device reliability.

Note 1: Operation out of this range will be destructive to the IC.

ELECTRICAL CHARACTERISTICS

Electrical Specifications: TA = 25°C and VDD = 8V unless otherwise specified.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUPPLY INPUT (VDD1, VDD2, and VDD3)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VDD Supply Voltage Range</td>
<td>VDD</td>
<td>6</td>
<td>—</td>
<td>9.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VDD Undervoltage Lower Threshold</td>
<td>VDD(UVLOF)</td>
<td>—</td>
<td>—</td>
<td>5.3</td>
<td>V</td>
<td>VDD falling (Note 1)</td>
</tr>
<tr>
<td>VDD Undervoltage Hysteresis</td>
<td>ΔVDD(UVLO)</td>
<td>—</td>
<td>500</td>
<td>—</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>Operating Supply Current</td>
<td>IDD</td>
<td>—</td>
<td>—</td>
<td>3</td>
<td>mA</td>
<td>Total of VDD1 + VDD2 + VDD3 (Note 1)</td>
</tr>
</tbody>
</table>

| HIGH VOLTAGE SWITCHES (DRAIN1 – RSENSE1, DRAIN2–RSENSE2, AND DRAIN3 – RSENSE3) | | | | | | |
| Breakdown Voltage | VBR | 210 | — | — | V | Note 1 |
| On-Resistance | RON | — | 25 | 45 | Ω | I_DRAIN = 50 mA, V_RSENSE = 0V |
| Drain Saturation Current | ISAT | 200 | 300 | — | mA | V_DRAIN = 120V, V_RSENSE = 1.3V (Note 1) |

| CURRENT SENSE COMPARATORS (CS1 – REF1, CS2 – REF2, AND CS3 – REF3) | | | | | | |
| Short-Circuit Protection Overcurrent Limit Threshold | VCS(LIM) | 1 | 1.15 | 1.3 | V | Note 1 |
| Short-Circuit Recovery Delay | T_SKIP | — | 200 | — | µs | |
| Leading Edge Blanking Delay | T_BLANK | 120 | — | 220 | ns | |
| Input Offset Voltage | VOS | — | 7 | — | mV | Note 1 |
| Propagation Delay CS-to-DRAIN | T_DELAY | — | 150 | — | ns | V_CS = V_REF = 50 mA (Note 1) |
| Short-Circuit Protection Delay CS-to-DRAIN | T_DELAY(LIM) | — | 0.5 | — | µs | V_CS = V_CS(LIM) + 100 mV, V_REF > V_CS(LIM) (Note 1) |

| OSCILLATOR INPUT AND FREQUENCY DIVIDER (CLK) | | | | | | |
| Maximum Switching Frequency | FSW(MAX) | 500 | — | — | kHz | f_CLK = 3 MHz (Note 1) |
| Frequency Divider Ratio | K_SW | — | 6 | — | — | Note 2 |

Note 1: The specifications which apply over the full operating temperature range at
–40°C < TA < +85°C are guaranteed by design and characterization.
2: Guaranteed by design
ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: $T_A = 25°C$ and $V_{DD} = 8V$ unless otherwise specified.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>DRAIN1-DRAIN2 Phase Delay</td>
<td>$\phi_2$</td>
<td>—</td>
<td>120</td>
<td>—</td>
<td>deg</td>
<td>Note 2</td>
</tr>
<tr>
<td>DRAIN1-DRAIN3 Phase Delay</td>
<td>$\phi_3$</td>
<td>—</td>
<td>240</td>
<td>—</td>
<td>deg</td>
<td>Note 2</td>
</tr>
<tr>
<td>CLK High Time</td>
<td>$T_{OFF}$</td>
<td>50</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>CLK Low Time</td>
<td>$T_{ON}$</td>
<td>50</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>CLK Input High Voltage</td>
<td>$V_{CLK(HI)}$</td>
<td>2</td>
<td>—</td>
<td>—</td>
<td>V</td>
<td>Note 1</td>
</tr>
<tr>
<td>CLK Input Low Voltage</td>
<td>$V_{CLK(LO)}$</td>
<td>—</td>
<td>—</td>
<td>0.8</td>
<td>V</td>
<td>Note 1</td>
</tr>
</tbody>
</table>

PWM DIMMING (PWMD1, PWMD2 AND PWMD3)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>PWMD Input Low Voltage</td>
<td>$V_{PWMD(LO)}$</td>
<td>—</td>
<td>—</td>
<td>0.8</td>
<td>V</td>
<td>Note 1</td>
</tr>
<tr>
<td>PWMD Input High Voltage</td>
<td>$V_{PWMD(HI)}$</td>
<td>2</td>
<td>—</td>
<td>—</td>
<td>V</td>
<td>Note 1</td>
</tr>
<tr>
<td>PWMD Pull-Down Resistance</td>
<td>$R_{PWMD}$</td>
<td>100</td>
<td>200</td>
<td>300</td>
<td>kΩ</td>
<td>$V_{PWMD} = 5V$</td>
</tr>
</tbody>
</table>

OVERTEMPERATURE PROTECTION

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Overtemperature Trip Limit</td>
<td>$T_{OT}$</td>
<td>125</td>
<td>140</td>
<td>—</td>
<td>°C</td>
<td>Note 1</td>
</tr>
<tr>
<td>Overtemperature Hysteresis</td>
<td>$T_{OTHYST}$</td>
<td>—</td>
<td>60</td>
<td>—</td>
<td>°C</td>
<td>Note 1</td>
</tr>
</tbody>
</table>

Note 1: The specifications which apply over the full operating temperature range at $–40°C < T_A < +85°C$ are guaranteed by design and characterization.

2: Guaranteed by design

TEMPERATURE SPECIFICATIONS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>TEMPERATURE RANGE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating Ambient Temperature</td>
<td>$T_A$</td>
<td>—</td>
<td>—</td>
<td>+85</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Operating Junction Temperature</td>
<td>$T_J$</td>
<td>—</td>
<td>—</td>
<td>+125</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Maximum Junction Temperature</td>
<td>$T_{J(ABSMAX)}$</td>
<td>—</td>
<td>—</td>
<td>+150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>$T_s$</td>
<td>—</td>
<td>—</td>
<td>+150</td>
<td>°C</td>
<td></td>
</tr>
</tbody>
</table>

PACKAGE THERMAL RESISTANCE

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>24-lead SOW</td>
<td>$\theta_{JA}$</td>
<td>—</td>
<td>60</td>
<td>—</td>
<td>°C/W</td>
<td></td>
</tr>
</tbody>
</table>
2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g. outside specified power supply range) and therefore outside the warranted range.

**FIGURE 2-1:** Output Saturation Current ($I_{DRAIN}$ vs. $V_{DRAIN}$ at $V_{RSENSE} = 0V$).

**FIGURE 2-2:** Output Saturation Current ($I_{DRAIN}$ vs. $V_{DRAIN}$ at $V_{DD} = 8V$).

**FIGURE 2-3:** Output Saturation Current ($I_{DRAIN}$ vs. $V_{DRAIN}$ at $V_{DD} = 9V$).

**FIGURE 2-4:** Output Saturation Current ($I_{DRAIN}$ vs. $T_J$ at $V_{DD} = 9V$).

**FIGURE 2-5:** ON Resistance ($R_{ON}$ vs. $T_J$ at $V_{DD} = 8V$ or $9V$).

**FIGURE 2-6:** CS-to-DRAIN Propagation Delay ($T_{DELAY}$ vs. $T_J$ at $V_{DD} = 8V$ or $9V$).
FIGURE 2-7: Short Circuit Current Limit Threshold Voltage ($V_{CS(LIM)}$ vs. $T_J$ at $V_{DD} = 8\text{V}$ or 9V).

FIGURE 2-8: Leading Edge Blanking Delay ($T_{BLANK}$ vs. $T_J$ at $V_{DD} = 8\text{V}$ or 9V).

FIGURE 2-9: Short-Circuit Protection Delay ($T_{DELAY(LIM)}$ vs. $T_J$ at $V_{DD} = 8\text{V}$ or 9V).
### 3.0 PIN DESCRIPTION

Table 3-1 shows the description of pins in HV9980.
Refer to Package Type for the location of pins.

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Pin Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>REF1</td>
<td>Voltage reference input to the current sense comparator. For best noise immunity, connect an RC filter at this pin referenced to the corresponding PGND1 pin. The filter can consist of a 1 nF low-impedance capacitor and a 1 kΩ resistor.</td>
</tr>
<tr>
<td>2</td>
<td>VDD1</td>
<td>Power supply input. For best noise immunity, bypass this pin to the corresponding PGND1 pin with a 0.1 μF low-impedance capacitor. The VDD pins must be tied together on the PCB.</td>
</tr>
<tr>
<td>3</td>
<td>CLK</td>
<td>Input to an external clock signal common to all three channels. Programs the switching frequency of the power MOSFET outputs at 1/6 of the clock signal frequency.</td>
</tr>
<tr>
<td>4</td>
<td>PWMD1</td>
<td>Dedicated PWM dimming input for individual LED string driver Channel 1</td>
</tr>
<tr>
<td>5</td>
<td>AGND</td>
<td>Common return pin for CLK, POL and PWMD inputs</td>
</tr>
<tr>
<td>6</td>
<td>POL</td>
<td>Must be connected to AGND</td>
</tr>
<tr>
<td>7</td>
<td>REF2</td>
<td>Voltage reference input to the current sense comparator. For best noise immunity, connect an RC filter at this pin referenced to the corresponding PGND2 pin. The filter can consist of a 1 nF low-impedance capacitor and a 1 kΩ resistor.</td>
</tr>
<tr>
<td>8</td>
<td>VDD2</td>
<td>Power supply input. For best noise immunity, bypass this pin to the corresponding PGND2 pin with a 0.1 μF low-impedance capacitor. The VDD pins must be tied together on the PCB.</td>
</tr>
<tr>
<td>9</td>
<td>PWMD2</td>
<td>Dedicated PWM dimming input for individual LED string driver Channel 2</td>
</tr>
<tr>
<td>10</td>
<td>REF3</td>
<td>Voltage reference input to the current sense comparator. For best noise immunity, connect an RC filter at this pin referenced to the corresponding PGND3 pin. The filter can consist of a 1 nF low-impedance capacitor and a 1 kΩ resistor.</td>
</tr>
<tr>
<td>11</td>
<td>VDD3</td>
<td>Power supply input. For best noise immunity, bypass this pin to the corresponding PGND3 pin with a 0.1 μF low-impedance capacitor. The VDD pins must be tied together on the PCB.</td>
</tr>
<tr>
<td>12</td>
<td>PWMD3</td>
<td>Dedicated PWM dimming input for individual LED string driver Channel 3</td>
</tr>
<tr>
<td>13</td>
<td>PGND3</td>
<td>Power return terminal for corresponding DRAIN3. The PGND and AGND pins must be tied together on the PCB.</td>
</tr>
<tr>
<td>14</td>
<td>CS3</td>
<td>Signal input to the current sense comparator. Connect this pin to the corresponding RSENSE3 output directly when the slope compensation feature is not used. When the slope compensation is needed, connect a capacitor between RSENSE3 and its corresponding CS3 pin, and connect a resistor between CS3 pin and VDD3.</td>
</tr>
<tr>
<td>15</td>
<td>RSENSE3</td>
<td>Open source output of the Channel 3 switching power MOSFET. Connect a current sense resistor between the RSENSE3 pin and its corresponding PGND3 pin.</td>
</tr>
<tr>
<td>16</td>
<td>DRAIN3</td>
<td>Open DRAIN output of the switching power MOSFET in Channel 3</td>
</tr>
<tr>
<td>17</td>
<td>DRAIN2</td>
<td>Open DRAIN output of the switching power MOSFET in Channel 2</td>
</tr>
<tr>
<td>18</td>
<td>RSENSE2</td>
<td>Open source output of the Channel 2 switching power MOSFET. Connect a current sense resistor between the RSENSE2 pin and its corresponding PGND2 pin.</td>
</tr>
<tr>
<td>19</td>
<td>CS2</td>
<td>Signal input to the current sense comparator. Connect this pin to the corresponding RSENSE2 output directly when the slope compensation feature is not used. When the slope compensation is needed, connect a capacitor between RSENSE2 and its corresponding CS2 pin, and connect a resistor between CS2 and VDD2.</td>
</tr>
<tr>
<td>20</td>
<td>PGND2</td>
<td>Power return terminal for corresponding DRAIN2 output. The PGND and AGND pins must be tied together on the PCB.</td>
</tr>
<tr>
<td>21</td>
<td>DRAIN1</td>
<td>Open DRAIN output of the switching power MOSFET in Channel 1</td>
</tr>
<tr>
<td>22</td>
<td>RSENSE1</td>
<td>Open source output of the Channel 1 switching power MOSFET. Connect a current sense resistor between the RSENSE1 pin and its corresponding PGND1 pin.</td>
</tr>
<tr>
<td>Pin Number</td>
<td>Pin Name</td>
<td>Description</td>
</tr>
<tr>
<td>------------</td>
<td>----------</td>
<td>-------------</td>
</tr>
<tr>
<td>23</td>
<td>CS1</td>
<td>Signal input to the current sense comparator. Connect this pin to the corresponding RSENSE1 output directly when the slope compensation feature is not used. When the slope compensation is needed, connect a capacitor between RSENSE1 and its corresponding CS1 pin, and connect a resistor between CS1 pin and VDD1.</td>
</tr>
<tr>
<td>24</td>
<td>PGND1</td>
<td>Power return terminal for corresponding DRAIN1 output. The PGND and AGND pins must be tied together on the PCB.</td>
</tr>
</tbody>
</table>
4.0 APPLICATION INFORMATION

4.1 Programming LED Current and Selecting L and D

The required value of the output inductor, L, is inversely proportional to the ripple current, $\Delta I_O$, in it. Setting the relative peak-to-peak ripple to 20% to 30% of the average output current is a good practice to ensure the noise immunity of the current sense comparator. See Equation 4-3.

### EQUATION 4-1:

$$L = \frac{(V_O \times T_{OFF})}{\Delta I_O} = \frac{(V_O \times [1 - D])}{f_S \Delta I_O}$$

Where $V_O$ is the forward voltage of the LED string, $f_S$ is the switching frequency, and $D = V_O/V_{IN}$ is the switching duty cycle.

The output current in each LED string ($I_O$) is calculated as shown in Equation 4-2.

### EQUATION 4-2:

$$I_O = \frac{V_{REF}}{R_{SENSE}} \times \frac{1}{2} \times \Delta I_O$$

Where $V_{REF}$ is the voltage at REF1-3 and $R_{SENSE}$ is the current sense resistor at RSENSE1-3. The ripple current introduces a peak-to-average error in the output current setting that needs to be accounted for.

Adding a filter capacitor across the LED string can reduce the output current ripple, yielding a reduced value of L. However, one must keep in mind that the peak-to-average current error is affected by the variation of the input and output voltage. Therefore, the line-and-load regulation of the LED current might be sacrificed at large ripple current in L.

Another important aspect of designing each LED driver channel with the HV9980 is related to certain parasitic elements of the circuit, including distributed coil capacitance $C_L$ of L, junction capacitance, $C_J$, and reverse recovery time, $t_{rr}$, of the rectifier diode, D. Capacitance of the PCB traces, $C_{PCB}$, and output capacitance, $C_{DRAIN}$, of the controller itself. These parasitic elements affect the efficiency of the switching converter and could potentially cause false triggering of the current sense comparator if not properly managed. Minimizing these parasitics is essential for efficient and reliable operation of the HV9980.

Coil capacitance of inductors is typically provided in the manufacturer’s data books either directly or in terms of the self-resonant frequency (SRF). Refer to Equation 4-3.

### EQUATION 4-3:

$$SRF = \frac{1}{2\pi \sqrt{L \times C_L}}$$

Where L is the inductance value, and $C_L$ is the coil capacitance for the inductor in each driver channel.

Charging and discharging this capacitance every switching cycle causes high-current spikes in the LED string. Therefore, connecting a small capacitor, $C_O$ (~10 nF), is recommended to bypass these spikes.

Using an ultra-fast rectifier diode for D is recommended to achieve high efficiency and reduce the risk of false triggering of the current sense comparator. Using diodes with shorter reverse recovery time, $t_{rr}$, and lower junction capacitance, $C_J$, achieves better performance. The reverse voltage rating, $V_R$, of the diode must be greater than the maximum input voltage of the LED lamp.

The total parasitic capacitance present at the DRAIN output of the HV9980 can be calculated as shown in Equation 4-5.

### EQUATION 4-4:

$$C_P = C_{DRAIN} + C_{PCB} + C_L + C_J$$

When the switch turns on, the capacitance, $C_P$, is discharged into the DRAIN output of the IC. The discharge current is limited to typically 300 mA of the internal MOSFET switch saturation current. However, it may become lower at increased junction temperature. The duration of the leading edge current spike can be estimated as shown in Equation 4-5.

### EQUATION 4-5:

$$T_{SPIKE} = \left[ (V_{IN} \times C_P) / I_{SAT} \right] + t_{rr}$$

In order to avoid false triggering of the current sense comparator $C_P$ must be minimized in accordance with Equation 4-6.

### EQUATION 4-6:

$$C_P < \left( \frac{I_{SAT} \times [T_{BLANK(MIN)} - t_{rr}]}{V_{IN(MAX)}} \right)$$

Where $T_{BLANK(MIN)}$ is the minimum blanking time 120 ns, and $V_{IN(MAX)}$ is the maximum instantaneous input voltage.
4.2 Layout Considerations

The HV9980 provides three independent power ground connections, PGND1-3, for each channel. The PGND pins must be wired together on the PCB. To minimize interference between the channels, the PGND pins should be wired to the negative terminal of the input filter capacitor, C\text{IN}, using separate tracks. All three power supply inputs VDD1, VDD2, and VDD3 must also be connected together on the PCB.

Although in many layout arrangements wiring the reference pins, REF1-3, together is acceptable, further reduction of the “cross-talk” between the channels is possible by adding low-pass RC filters with the filter capacitors referenced to the corresponding PGND pins. These filters composed from R\text{REF1-3} and C\text{REF1-3} are shown in the Typical Application Circuit.

FIGURE 4-1: 110 VDC–190 VDC 3-channel 50V 70 mA LED Driver Schematic.
FIGURE 4-2: 90 VAC–135 VAC 3-channel 50V 70 mA LED Driver Schematic.
5.0 PACKAGING INFORMATION

5.1 Package Marking Information

Legend:

- **XX...X**: Product Code or Customer-specific information
- **Y**: Year code (last digit of calendar year)
- **YY**: Year code (last 2 digits of calendar year)
- **WW**: Week code (week of January 1 is week ‘01’)
- **NNN**: Alphanumeric traceability code
- **@3**: Pb-free JEDEC® designator for Matte Tin (Sn)
- *****: This package is Pb-free. The Pb-free JEDEC designator (@3) can be found on the outer packaging for this package.

**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for product code or customer-specific information. Package may or not include the corporate logo.
24-Lead SOW (Wide Body) Package Outline (WG)
15.40x7.50 body, 2.65mm height (max), 1.27mm pitch

Note: For the most current package drawings, see the Microchip Packaging Specification at www.microchip.com/packaging.

Note:
1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Dimension (mm)</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>2.15*</td>
<td>2.15</td>
<td>2.65</td>
<td></td>
</tr>
<tr>
<td>A1</td>
<td>0.10</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A2</td>
<td>0.31</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>b</td>
<td>2.05</td>
<td>2.05</td>
<td>2.55</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>15.20*</td>
<td>15.40</td>
<td>15.60*</td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>9.97*</td>
<td>10.30</td>
<td>10.63*</td>
<td></td>
</tr>
<tr>
<td>E1</td>
<td>7.40*</td>
<td>7.50</td>
<td>7.60*</td>
<td></td>
</tr>
<tr>
<td>e</td>
<td>0.25</td>
<td>1.27</td>
<td>1.40</td>
<td></td>
</tr>
<tr>
<td>h</td>
<td>0.40</td>
<td>0.40</td>
<td>0.25</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>0.25 BSC</td>
<td>1.40 BSC</td>
<td>0.25 BSC</td>
<td></td>
</tr>
<tr>
<td>L1</td>
<td>1.27 BSC</td>
<td></td>
<td>1.27 BSC</td>
<td></td>
</tr>
<tr>
<td>L2</td>
<td>8° 15°</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

* This dimension is not specified in the JEDEC drawing.
Drawings are not to scale.
APPENDIX A: REVISION HISTORY

Revision A (January 2020)

• Converted Supertex Document # DSFP-HV9980 to DS20005915A
• Changed the package marking format
• Made minor changes throughout the document
**PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>XX</th>
<th>X</th>
<th>X</th>
<th>Media Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td>HV9980</td>
<td>3-Channel LED Array Driver IC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Package</td>
<td>WG</td>
<td>24-lead SOW</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Environmental</td>
<td>G</td>
<td>Lead (Pb)-free/RoHS-compliant Package</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Media Type</td>
<td>(blank)</td>
<td>1000/Reel for a WG Package</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Example:**

a) HV9980WG-G: 3-Channel LED Array Driver IC, 24-lead SOW Package, 1000/Reel
Note the following details of the code protection feature on Microchip devices:

• Microchip products meet the specification contained in their particular Microchip Data Sheet.

• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

• Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks
The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BessTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maxSTylus, maxTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNic, SST, SST Logo, SuperFlash, Symmcheck, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermate 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.


SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-5506-6

For information regarding Microchip’s Quality Management Systems, please visit www.microchip.com/quality.
# Worldwide Sales and Service

## AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
http://www.microchip.com/support  
Web Address:  
www.microchip.com

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Austin, TX**  
Tel: 512-257-3370

**Boston**  
Westborough, MA  
Tel: 508-387-3400  
Fax: 508-387-3402

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Novi, MI  
Tel: 248-848-4000

**Houston, TX**  
Tel: 281-894-5983

**Indianapolis**  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453  
Tel: 317-536-2380

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608  
Tel: 951-273-7800

**Raleigh, NC**  
Tel: 919-844-7510

**New York, NY**  
Tel: 631-435-6000

**San Jose, CA**  
Tel: 408-735-9110  
Tel: 408-436-4270

**Canada - Toronto**  
Tel: 905-695-1980  
Fax: 905-695-2078

## ASIA/PACIFIC

**Australia - Sydney**  
Tel: 61-2-9686-1733

**China - Beijing**  
Tel: 86-10-8569-7000

**China - Chengdu**  
Tel: 86-28-8666-5511

**China - Chongqing**  
Tel: 86-23-9880-9588

**China - Dongguan**  
Tel: 86-769-8702-9880

**China - Guangzhou**  
Tel: 86-20-8755-0209

**China - Hangzhou**  
Tel: 86-571-8792-8115

**China - Hong Kong SAR**  
Tel: 852-2943-5100

**China - Nanjing**  
Tel: 86-25-8473-2460

**China - Qingdao**  
Tel: 86-532-8502-7355

**China - Shanghai**  
Tel: 86-21-3326-8000

**China - Shenyang**  
Tel: 86-24-2334-2829

**China - Shenzhen**  
Tel: 86-755-8864-2200

**China - Suzhou**  
Tel: 86-186-6233-1526

**China - Wuhan**  
Tel: 86-27-5980-5300

**China - Xian**  
Tel: 86-29-8833-7252

**China - Xi'an**  
Tel: 86-592-2388138

**China - Zhuhai**  
Tel: 86-756-3210040

**India - Bangalore**  
Tel: 91-80-3090-4444

**India - New Delhi**  
Tel: 91-11-4160-8631

**India - Pune**  
Tel: 91-20-4121-0141

**Japan - Osaka**  
Tel: 81-6-6152-7160

**Japan - Tokyo**  
Tel: 81-3-6880-3770

**Korea - Daegu**  
Tel: 82-53-744-4301

**Korea - Seoul**  
Tel: 82-2-554-7200

**Malaysia - Kuala Lumpur**  
Tel: 60-3-7651-7906

**Malaysia - Penang**  
Tel: 60-4-227-8870

**Philippines - Manila**  
Tel: 63-2-634-9065

**Singapore**  
Tel: 65-6334-8870

**Taiwan - Hsin Chu**  
Tel: 886-3-577-8366

**Taiwan - Kaohsiung**  
Tel: 886-7-213-7830

**Taiwan - Taipei**  
Tel: 886-2-2508-8600

**Thailand - Bangkok**  
Tel: 66-2-694-1351

**Vietnam - Ho Chi Minh**  
Tel: 84-28-5448-2100

## ASIA/PACIFIC

**EUROPE**

**Austria - Wels**  
Tel: 43-7242-2244-39

**Denmark - Copenhagen**  
Tel: 45-4450-2828

**Finland - Espoo**  
Tel: 358-9-4520-5280

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Garching**  
Tel: 49-8931-9700

**Germany - Haan**  
Tel: 49-2129-3766400

**Germany - Heilbronn**  
Tel: 49-7131-72400

**Germany - Karlsruhe**  
Tel: 49-721-625370

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Germany - Rosenheim**  
Tel: 49-8031-354-560

**Israel - Ra'anana**  
Tel: 972-9-744-7705

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Italy - Padova**  
Tel: 39-049-7625286

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Norway - Trondheim**  
Tel: 47-7288-4388

**Poland - Warsaw**  
Tel: 48-22-3325737

**Romania - Bucharest**  
Tel: 40-21-407-87-50

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**Sweden - Gothenburg**  
Tel: 46-31-704-60-40

**Sweden - Stockholm**  
Tel: 46-6-5900-4654

**UK - Wokingham**  
Tel: 44-118-921-5800  
Fax: 44-118-921-5820

---

**Worldwide Sales and Service**

- AMERICAS
- ASIA/PACIFIC
- EUROPE