Closed-Loop LED Driver with Enhanced PWM Dimming

Features

- Switch-mode Controller for Single-switch Drivers:
  - Buck
  - Boost
  - Buck-boost
  - SEPIC
- High Output Current Accuracy
- High PWM Dimming Ratio (>5000:1)
- Internal 40V Linear Regulator
- Internal ±2% Voltage Reference
- Constant Frequency Operation with Sync Capability
- Programmable Soft Start
- 10V Gate Drivers
- Hiccup Mode Protection for both LED String Short-Circuit and Open-Circuit conditions

Applications

- RGB or White LED Backlighting
- Battery-Powered LED Lamps
- Other DC/DC LED Drivers

General Description

The HV9963 is a Current-mode control LED driver IC designed to control single-switch PWM converters (buck, boost, buck-boost, or SEPIC) in a Constant Frequency mode. The controller uses a Peak Current-mode control scheme (with programmable slope compensation) and includes an internal transconductance amplifier to accurately control the output current over all line and load conditions. Multiple HV9963s can be synchronized with each other or with an external clock using a SYNC pin. The IC also provides a disconnect switch GATE drive output, which can disconnect the LEDs using an external disconnect FET in case of a Fault condition and help achieve high PWM dimming ratio. The 10V external FET drivers allow the use of standard level FETs. The low-voltage 5.0V AVDD is used to power the internal control logic circuitry and also acts as a reference voltage to set the output LED current level.

The HV9963 includes an enhanced PWM dimming logic that enables very high PWM dimming ratios.

The HV9963 also provides a TTL-compatible, low-frequency PWM dimming input that can accept an external control signal with a duty ratio of 0% to 100% and a frequency of up to a few tens of kilohertz.

Package Type

Refer to Table 2-1 for pin information.
Functional Block Diagram

- **10V Regulator**, **5.0V Regulator**, **Blanking**, **Enhanced PWMD Logic**, **1.25V/1.125V REF**, **11µA**, **200mV**, **11µA**
- **FC**, **FLT**, **PWMD**, **SS**, **COMP**, **IREF**, **FDBK**

HV9963

© 2019 Microchip Technology Inc.
Typical Application Circuit
1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIN to GND</td>
<td>–0.5V to +45V</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PVDD to GND</td>
<td>–0.3V to +13V</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GATE and FLT to GND</td>
<td>–0.3V to PVDD +0.3V</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AVDD to GND</td>
<td>–0.3V to +6V</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IREF to GND</td>
<td>–0.3V to +3.5V</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>All Other Pins to GND</td>
<td>–0.3V to AVDD +0.3V</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Continuous Power Dissipation (T_A= +25°C)</td>
<td>1000 mW</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Junction Temperature Range</td>
<td>–40°C to +150°C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>–65°C to +150°C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

† Notice: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS


<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>INPUT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input DC Supply Voltage Range</td>
<td>VINDC</td>
<td>8</td>
<td>—</td>
<td>40</td>
<td>V</td>
<td>DC input voltage</td>
</tr>
<tr>
<td>Shutdown Mode Supply Current</td>
<td>INSD</td>
<td>—</td>
<td>—</td>
<td>2</td>
<td>mA</td>
<td>PWMD = GND</td>
</tr>
<tr>
<td>INTERNAL REGULATOR FOR GATE DRIVERS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PVDD Internally Regulated Voltage</td>
<td>PVDD</td>
<td>9.5</td>
<td>10</td>
<td>10.5</td>
<td>V</td>
<td>V_IN = 12V to 40V, R_T = 44.2 kΩ, PWMD = AVDD</td>
</tr>
<tr>
<td>PVDD Undervoltage Lockout Upper Threshold</td>
<td>UVLORISE</td>
<td>6.55</td>
<td>—</td>
<td>7.2</td>
<td>V</td>
<td>PVDD rising (Note 1)</td>
</tr>
<tr>
<td>PVDD Undervoltage Lockout Hysteresis</td>
<td>UVLOHYST</td>
<td>—</td>
<td>—</td>
<td>500</td>
<td>mV</td>
<td>PVDD falling</td>
</tr>
<tr>
<td>Minimum PVDD Voltage</td>
<td>PVDD_MIN</td>
<td>8</td>
<td>—</td>
<td>—</td>
<td>V</td>
<td>V_IN = 9V, R_T = 44.2 kΩ, PWMD = AVDD (Note 1)</td>
</tr>
<tr>
<td>INTERNAL LOW-VOLTAGE REGULATOR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AVDD Internally Regulated Voltage</td>
<td>AVDD</td>
<td>4.9</td>
<td>5</td>
<td>5.1</td>
<td>V</td>
<td>V_IN = 8V to 40V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4.85</td>
<td>—</td>
<td>5.1</td>
<td>V</td>
<td>V_IN = 8V to 40V, 0°C &lt; T_A &lt; +85°C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4.82</td>
<td>—</td>
<td>5.1</td>
<td>V</td>
<td>V_IN = 8V to 40V, −40°C &lt; T_A &lt; +125°C</td>
</tr>
<tr>
<td>AVDD Undervoltage Lockout Upper Threshold</td>
<td>UVLORISE,A</td>
<td>4.6</td>
<td>—</td>
<td>4.7</td>
<td>V</td>
<td>AVDD rising (Note 2)</td>
</tr>
<tr>
<td>AVDD Undervoltage Hysteresis</td>
<td>UVLOHYST</td>
<td>—</td>
<td>—</td>
<td>600</td>
<td>mV</td>
<td>AVDD falling (Note 2)</td>
</tr>
<tr>
<td>External Current Draw</td>
<td>IAVDD_EXT</td>
<td>0</td>
<td>—</td>
<td>500</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>PWM DIMMING</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PWMD Input Low Voltage</td>
<td>VPWMD(LO)</td>
<td>—</td>
<td>—</td>
<td>0.8</td>
<td>V</td>
<td>(Note 1)</td>
</tr>
</tbody>
</table>

Note 1: The specifications which apply over the full operating ambient temperature range at −40°C < T_A < +125°C are guaranteed by design and characterization.

Note 2: For design guidance only.
**ELECTRICAL CHARACTERISTICS (CONTINUED)**

**Electrical Specifications:** $T_A = 25°C$, $V_{IN} = 24V$, $C_{PVDD} = 1 \mu F$, $C_{AVDD} = 1 \mu F$, $C_{GATE} = 2 \text{nF}$, $C_{FLT} = 330 \text{pF}$ unless otherwise specified.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>PWMD Input High Voltage</td>
<td>$V_{PWMD(HI)}$</td>
<td>2</td>
<td>—</td>
<td>—</td>
<td>V</td>
<td>($Note\ 1$)</td>
</tr>
<tr>
<td>PWMD Pull-Down Resistance</td>
<td>$R_{PWMD}$</td>
<td>50</td>
<td>100</td>
<td>150</td>
<td>kΩ</td>
<td>$V_{PWMD} = 3.3V$</td>
</tr>
</tbody>
</table>

**GATE DRIVER**

- Gate Short-Circuit Current, Sourcing $I_{SOURCE}$: 0.2 — — A $V_{GATE} = 0V$
- Gate Sinking Current $I_{SINK}$: 0.4 — — A $V_{GATE} = 10V$
- Gate Output Rise Time $t_{RISE}$: — — 60 ns
- Gate Output Fall Time $t_{FALL}$: — — 60 ns

**OVERVOLTAGE PROTECTION**

- Overvoltage Rising Trip Point $V_{OVP,RISING}$: 1.2 1.25 1.4 V OVP rising ($Note\ 1$)
- Overvoltage Hysteresis $V_{OVP,HYST}$: — 0.125 — V OVP falling

**HICCUP TIMER**

- Charging Current $I_{HCP+}$: 8.8 11 20 μA $V_{HCP} = 5V$
- Voltage Swing for Hiccup Timer $\Delta V_{HCP}$: — 2 — V $V_{HCP} = GND$
- Discharging Current $I_{HCP-}$: 10 — — mA $V_{HCP} = 5V$

**SOFT START**

- Charging Current $I_{SS+}$: 8.8 11 20 μA $V_{SS} = GND$
- Discharging Current $I_{SS-}$: 1 — — mA $V_{SS} = 5V$

**SLOPE COMPENSATION**

- ON Resistance of Discharge FET at CS Pin $R_{DIS,CS}$: 100 300 600 Ω ($Note\ 1$)
- Current Sourced Out of CS Pin $I_{SC}$: 1.8 2 4 μA $R_T = 237 \text{kΩ}$

**CURRENT SENSE**

- Leading Edge Blanking $t_{BLANK,CS}$: 100 — 300 ns ($Note\ 1$)
- Delay to Output of Comparator $t_{DELAY1}$: — — 200 ns $V_{COMP} = AVDD, 50 \text{mV}$ overdrive at CS
- Internal Resistor Divider Ratio (COMP to CS) $R_{DIV}$: 0.0833 — — ($Note\ 2$)
- Comparator Offset Voltage $V_{OFFSET}$: −20 — +20 mV

**INTERNAL TRANSCONDUCTANCE OPAMP**

- Gain Bandwidth Product GBW: 6 1 — MHz $150 \text{pF}$ capacitance at COMP pin ($Note\ 2$)
- Open-Loop DC Gain $A_V$: 65 — — dB Output open
- Input Common Mode Range $V_{CM}$: −0.3 — — V ($Note\ 2$)
- Output Voltage Range $V_O$: 0.7 — $AV_{DD} - 0.7$ V ($Note\ 2$)
- Transconductance $g_m$: 1600 2000 2400 μA/V
- Input Offset Voltage $V_{OS(IN)}$: −3 — +3 mV $V_{IREF} = 200 \text{mV}$ ($Note\ 1$)
- COMP Sink Current $I_{COMP,SINK}$: −0.2 — — mA $V_{FBDBK} = AVDD, V_{IREF} = 0V, V_{COMP} = 0V$ ($Note\ 2$)

**Note 1:** The specifications which apply over the full operating ambient temperature range at $−40°C < T_A < +125°C$ are guaranteed by design and characterization.

**Note 2:** For design guidance only.
### ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** \(T_A = 25^\circ C, \ V_{IN} = 24V, \ C_{PVDD} = 1 \ \mu F, \ C_{AVDD} = 1 \ \mu F, \ C_{GATE} = 2 \ \text{nF}, \ C_{FLT} = 330 \ \text{pF}\) unless otherwise specified.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>COMP Source Current</td>
<td>(I_{COMP, SRC})</td>
<td>0.2</td>
<td>—</td>
<td>—</td>
<td>mA</td>
<td>(V_{FBK} = 0V, \ V_{REF} = 3V, \ V_{COMP} = AVDD–0.7V) (Note 2)</td>
</tr>
<tr>
<td>Input Bias Current</td>
<td>(I_{BIAS})</td>
<td>—</td>
<td>0.5</td>
<td>1</td>
<td>nA</td>
<td>(Note 2)</td>
</tr>
<tr>
<td>Discharging Current</td>
<td>(I_{COMP, DIS})</td>
<td>1</td>
<td>—</td>
<td>—</td>
<td>mA</td>
<td>(V_{COMP} = 5V)</td>
</tr>
<tr>
<td><strong>OSCILLATOR</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Oscillator Frequency</td>
<td>(f_{OSC1})</td>
<td>88</td>
<td>100</td>
<td>112</td>
<td>kHz</td>
<td>(R_T = 237 \ \text{k}\Omega) (Note 1)</td>
</tr>
<tr>
<td>Oscillator Frequency Range</td>
<td>(f_{OSC2})</td>
<td>460</td>
<td>520</td>
<td>580</td>
<td>kHz</td>
<td>(R_T = 44.2 \ \text{k}\Omega) (Note 1)</td>
</tr>
<tr>
<td>Maximum Duty Cycle</td>
<td>(D_{MAX})</td>
<td>87</td>
<td>—</td>
<td>94</td>
<td>%</td>
<td>(Note 2)</td>
</tr>
<tr>
<td>Sync Input High</td>
<td>(V_{SYNCH})</td>
<td>2</td>
<td>—</td>
<td>—</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Sync Input Low</td>
<td>(V_{SYNCL})</td>
<td>—</td>
<td>—</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Sync Output Current</td>
<td>(I_{OUTSYNC})</td>
<td>—</td>
<td>25</td>
<td>—</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>Sync Input Current</td>
<td>(I_{INSYNC})</td>
<td>0</td>
<td>—</td>
<td>200</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td><strong>OUTPUT LED STRING SHORT-CIRCUIT</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Gain for Short-Circuit Comparator</td>
<td>(G_{SC})</td>
<td>1.8</td>
<td>2</td>
<td>2.4</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>Voltage at IREF Pin to Disable the Short-Circuit Comparator</td>
<td>(V_{DISABLE})</td>
<td>1.19</td>
<td>1.25</td>
<td>1.31</td>
<td>V</td>
<td>(PWMD = AVDD, \ V_{FBK} = 3.2V, \ FLT \text{ is HIGH.})</td>
</tr>
<tr>
<td>Minimum Output Voltage of the Gain Stage</td>
<td>(V_{OMIN})</td>
<td>0.14</td>
<td>0.20</td>
<td>0.30</td>
<td>V</td>
<td>(IREF = GND) (Note 1)</td>
</tr>
<tr>
<td>Propagation Time for Short-Circuit Detection</td>
<td>(t_{PD, OFF})</td>
<td>—</td>
<td>—</td>
<td>250</td>
<td>ns</td>
<td>(PWMD = AVDD, \ V_{FBK} \text{ step from 0 mV to 900 mV, FLT goes from high to low, No capacitance at FLT pin})</td>
</tr>
<tr>
<td>Fault Output Rise Time</td>
<td>(t_{FAULT, RISE})</td>
<td>—</td>
<td>—</td>
<td>500</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Fault Output Fall Time</td>
<td>(t_{FAULT, FALL})</td>
<td>—</td>
<td>—</td>
<td>300</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Blanking Time</td>
<td>(t_{BLANK, SC})</td>
<td>400</td>
<td>—</td>
<td>800</td>
<td>ns</td>
<td>(Note 1)</td>
</tr>
</tbody>
</table>

**Note 1:** The specifications which apply over the full operating ambient temperature range at \(-40^\circ C < T_A < +125^\circ C\) are guaranteed by design and characterization.

**Note 2:** For design guidance only.

### TEMPERATURE SPECIFICATIONS

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>TEMPERATURE RANGES</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating Ambient Temperature</td>
<td>(T_A)</td>
<td>–40</td>
<td>—</td>
<td>+125</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Maximum Junction Temperature</td>
<td>(T_{JABMAX})</td>
<td>—</td>
<td>—</td>
<td>+150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>(T_s)</td>
<td>–65</td>
<td>—</td>
<td>+150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td><strong>PACKAGE THERMAL RESISTANCE</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16-lead SOIC</td>
<td>(\theta_{JA})</td>
<td>—</td>
<td>83</td>
<td>—</td>
<td>°C/W</td>
<td></td>
</tr>
</tbody>
</table>
### 2.0 PIN DESCRIPTION

Table 2-1 shows the pin description details of HV9963. Refer to Package Type for the location of pins.

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Pin Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VIN</td>
<td>This pin is the input of a 40V high-voltage regulator, and should not be left unconnected. If a voltage at PVDD is being applied from an external power supply, the VIN and PVDD pins should be shorted.</td>
</tr>
<tr>
<td>2</td>
<td>PVDD</td>
<td>This pin is a regulated 10V supply for the two gate drivers, FLT and GATE. It must be bypassed with a low ESR capacitor to GND (at least 1 μF).</td>
</tr>
<tr>
<td>3</td>
<td>GATE</td>
<td>This is the GATE driver output for the switching FET.</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
<td>This is the ground return for the entire low-power analog internal circuitry as well as gate drivers. This pin must be connected to the return path from the input.</td>
</tr>
<tr>
<td>5</td>
<td>CS</td>
<td>This pin is used to sense the source current of the external power FET. It includes a built-in 100 ns (minimum) blanking time.</td>
</tr>
<tr>
<td>6</td>
<td>HCP</td>
<td>This pin provides the hiccup timer in case of a fault. A capacitor at this pin programs the hiccup time.</td>
</tr>
<tr>
<td>7</td>
<td>RT</td>
<td>This pin sets the frequency of the power circuit. A resistor between RT and GND will program the circuit in Constant Frequency mode. The switching frequency is synchronized to the PWMD input. The oscillator will turn on once PWMD goes high.</td>
</tr>
<tr>
<td>8</td>
<td>SYNC</td>
<td>This I/O pin may be connected to the SYNC pin of other HV9963 circuits and will cause the oscillators to lock to the highest frequency oscillator.</td>
</tr>
<tr>
<td>9</td>
<td>SS</td>
<td>This pin is used to provide soft start upon turn-on of the IC. A capacitor at this pin programs the soft start time.</td>
</tr>
<tr>
<td>10</td>
<td>AVDD</td>
<td>This is a power supply pin for all internal control circuits. This voltage is also used as reference voltage both internally and externally. It must be bypassed with a low ESR capacitor to GND (at least 0.1 μF).</td>
</tr>
<tr>
<td>11</td>
<td>FLT</td>
<td>This pin is used to drive an external disconnect FET which disconnects the load from the circuit during a Fault condition or during PWM dimming to achieve a very high dimming ratio.</td>
</tr>
<tr>
<td>12</td>
<td>OVP</td>
<td>This pin provides the overvoltage protection for the converter. When the voltage at this pin exceeds 1.25V, the GATE output of the HV9963 is turned off and FLT goes low. The hiccup timer starts when the voltage at the pin goes below 1.125V. Upon completion of the hiccup timing, the IC attempts to restart.</td>
</tr>
<tr>
<td>13</td>
<td>PWMD</td>
<td>When this pin is pulled to GND (or left open), switching of the HV9963 is disabled. When an external TTL high level is applied to it, switching will resume.</td>
</tr>
<tr>
<td>14</td>
<td>COMP</td>
<td>Stable closed-loop control can be accomplished by connecting a compensation network between COMP and GND.</td>
</tr>
<tr>
<td>15</td>
<td>IREF</td>
<td>The voltage at this pin sets the output current level. The output current reference voltage can be set using a resistor divider from the AVDD pin. Connecting a voltage greater than 1.25V at this pin will disable the short-circuit comparator.</td>
</tr>
<tr>
<td>16</td>
<td>FDBK</td>
<td>This pin provides output current feedback voltage to the HV9963 using a current sense resistor.</td>
</tr>
</tbody>
</table>
3.0 DETAILED DESCRIPTION

3.1 Power Topology

The HV9963 is a Switch-mode LED driver designed to control a buck, boost, or SEPIC converter in a Constant Frequency mode. The IC includes internal linear regulators, which enable it to operate at input voltages from 9V to 40V. The IC includes features typically required for LED drivers like open LED protection, output LED string short-circuit protection, linear and PWM dimming, and accurate LED current control. It also includes logic to enable enhanced PWM dimming, which allows dimming ratios in excess of 5000:1.

3.2 Power Supply to the IC (VIN, PVDD, and AVDD)

The HV9963 can be powered directly from its VIN pin that takes a voltage of up to 40V. There are two linear regulators within the HV9963—a 10V linear regulator (PVDD), which is used for the two FET drivers, and a 5V linear regulator (AVDD), which supplies power to the rest of the control logic. The IC also has a built-in undervoltage lockout which shuts off the IC if the voltage at either VDD pin falls below its UVLO lower threshold. Both VDD pins must be bypassed by a low-ESR capacitor (≥0.1 µF) for proper operation.

The input current drawn from the external power supply or VIN pin is the sum of the 1.5 mA (maximum) current drawn by the all the internal circuitry and the current drawn by the GATE drivers, which in turn depends on the switching frequencies and the GATE charges of the external FETs. See Equation 3-1:

\[ I_{IN} = 1.5mA + (Q_{g1} \cdot f_S) + (Q_{g2} \cdot f_{PWM}) \]

In the above equation, \( f_S \) is the switching frequency of the converter, \( f_{PWM} \) is the frequency of the applied PWM dimming signal, \( Q_{g1} \) is the gate charge of the external boost FET, and \( Q_{g2} \) is the gate charge of the disconnect FET. (Both gate charges can be obtained from the FET data sheets.)

The AVDD pin can also be used as a reference voltage to set the LED current using a resistor divider to the IREF pin.

3.3 Oscillator (RT)

The switching frequency of the converter is set by an on-chip oscillator with a resistor connected between RT pin and GND pin. The resistor value can be determined as calculated in Equation 3-2:

\[ R_T \approx \left( \frac{1}{43pF \cdot f_S} \right) - 322\Omega \]

The oscillator is also timed to the PWM dimming signal to improve the PWM dimming performance. The oscillator is turned off when PWMD is low. It is enabled when PWMD goes high.

3.4 Synchronization (SYNC)

The SYNC pin is an input/output (I/O) port to a fault-tolerant peer-to-peer and/or master clock synchronization circuit. For synchronization, the SYNC pins of multiple HV9963-based converters can be connected together and may also be attached to the open drain output or the buffered output of a master clock. When connected in this manner, the oscillators will lock to the device with the highest operating frequency. When synchronizing multiple ICs, it is recommended that the same timing resistor value (corresponding the switching frequency) be used in all the HV9963 circuits.

On rare occasions, given the length of the connecting lines for the SYNC pins, a resistor between SYNC and GND may be required to damp any ringing due to parasitic capacitance. It is recommended that the resistor chosen be greater than 300 kΩ.

When synchronized in this manner, a permanent High or Low condition on the SYNC pin will result in a loss of synchronization, but the HV9963-based converters will continue to operate at their individually set operating frequencies. Since loss of synchronization will not result in total system failure, the SYNC pin is considered fault tolerant.

3.5 Current Sense (CS)

The current sense input is used to sense the source current of the switching FET. The CS input of the HV9963 includes a built-in 100 ns (minimum) blanking time to prevent spurious turn-off due to the initial current spike when the FET turns on.

The IC includes an internal resistor divider network, which steps down the voltage at the COMP pins by a factor of 12 (11R:1R). This voltage is used as the reference for the current sense comparator. Since the maximum voltage of the COMP pin is AVDD−0.7V, this voltage determines the maximum reference current for the current sense comparator and thus the maximum inductor current.

The switch current sense resistor \( R_{CS} \) should be chosen so that the input inductor current is limited to below the saturation current level of the input inductor. For Discontinuous Conduction mode, no slope compensation is necessary. In this case, the switch current sense resistor is computed as shown in Equation 3-3:
HV9963

EQUATION 3-3:

\[ R_{CS} = \frac{AV_{DD} - 0.7V}{12 \cdot ISAT} \]

Where \( ISAT \) is the maximum desired peak inductor current.

For Continuous Conduction mode converters operating in the Constant Frequency mode, slope compensation becomes necessary to ensure the stability of the Peak Current mode controller if the operating duty cycle is greater than 50%. This factor must also be accounted for when determining the \( R_{CS} \). See Section 3.6 “Slope Compensation”.

3.6 Slope Compensation

Choosing a slope compensation that is one-half of the down slope of the inductor current ensures that the converter will be stable for all duty cycles.

Slope compensation in the HV9963 can be programmed by one external capacitor \( C_{SC} \) between the CS pin and resistor \( R_{CS} \). (See Figure 3-1.) A current proportional to the switching frequency is sourced out of the CS pin. (See Equation 3-4.)

**FIGURE 3-1:** Slope Compensation Circuit.

EQUATION 3-4:

\[ I_{SC} = 2 \mu A \cdot \frac{fS}{100kHz} \]

This current flows into the capacitor \( C_{SC} \) and produces a ramp voltage across it. The voltage at the CS pin is then the sum of the voltage across the capacitor and the voltage across the current sense resistor, with the voltage across the capacitor providing the required slope compensation. When the GATE turns low, an internal pull-down FET discharges the capacitor.

Assuming a down slope current slew rate of \( DS \) (\( A/\mu s \)) for the inductor current, the current sense resistor can be computed as illustrated in Equation 3-5:

**FIGURE 3-2:** Slope Compensation Circuit with Parasitics.

EQUATION 3-5:

\[ R_{CS} = \frac{AV_{DD} - 0.7V}{12 \cdot \frac{1}{DS \cdot 10^6 \cdot 0.93} + ISAT} \]

The slope compensation capacitor is chosen to provide the necessary amount of slope compensation required to maintain stability. Refer to Equation 3-6.

**EQUATION 3-6:**

\[ C_{SC} = \frac{I_{SC}}{DS \cdot 10^6 \cdot R_{CS}} \]

Note that sometimes excessive stray inductance in the current sense path may cause the slope compensation circuit to mistrigger. This section describes the cause of the problem and the solution.

Figure 3-2 shows the detailed slope compensation circuit with a parasitic inductance \( L_P \) between the ground of the boost converter power stage and the ground of the HV9963. Also shown is the drain capacitance of the boost FET Q1, which is the total capacitance at the drain node.

When FET Q1 is switched off, the internal discharge FET Q2 is turned on, and the capacitor \( C_{SC} \) is discharged. Also, \( C_{DRAIN} \) is charged to the output voltage \( V_O \). When the FET Q1 is turned on, the drain node of the FET is pulled to ground (Q2 is turned off just before Q1 is turned on). This causes the drain capacitance to discharge through the FET Q1, resulting in a current spike as shown in Figure 3-3. This current spike causes a voltage to develop across the parasitic inductance. As long as the current is increasing through the inductance, the voltage developed across the parasitic inductance is successfully blocked by the body diode of Q2. However, during the falling edge of the current spike, the voltage across the parasitic inductance causes the body diode to become forward biased. This conduction path through the body diode of
Q2 causes pre-charge of \( C_{SC} \). The pre-charge voltage can be fairly high since the current’s rate of fall is very large.

\[
V_{PRE-CHARGE} = 10\text{nH} \cdot \frac{3A}{50\text{ns}} = 600\text{mV}
\]

As seen in the equation above, a very conservative estimate of the pre-charge voltage is already larger than the Steady state peak current sense voltage and will cause the converter to falsely trip.

To prevent this, a resistor (typically 500\( \Omega \) to 800\( \Omega \)) can be added in series with the capacitor \( C_{SC} \) as shown in Figure 3-4. This resistor limits the charging current from the parasitic inductance into the capacitor. However, the resistor will also slow down the discharge of the capacitor during the FET Q1 off-time, so the switching frequency and the slope compensation capacitor will limit the maximum external resistance. Refer to Equation 3-8.

\[
R_{EXT, MAX} = \left( \frac{1}{3} \right) \cdot \left( \frac{0.07}{f_s} \right) \cdot \left( \frac{1}{C_{SC}} \right) = 600\Omega
\]

3.7 FLT Output

The FLT pin is used to drive a disconnect FET when \( \text{HV9963} \) is configured as boost and SEPIC converters. In the case of boost converters, when there is a short-circuit fault at the output LED string, there is a direct path from the input source to ground which can cause high currents to flow. The disconnect switch is used to interrupt this path and prevent damage to the converter.

The disconnect switch also helps to disconnect the output filter capacitors for the boost and SEPI converter from the LED load during PWM dimming. The switch also enables a very high PWM dimming ratio.

3.8 Control of the LED Current (IREF, FDBK, and COMP)

The LED current in the \( \text{HV9963} \) is controlled in a closed-loop manner. The current reference which sets the LED current at the IREF pin is set using a resistor divider from the AVDD pin. It can also be set externally with a low-voltage source. This reference voltage is compared to the voltage from the LED current sense resistor \( R_S \) at the FDBK pin by a transconductance amplifier.

The LED current at full brightness is set with Equation 3-9.

\[
I_O = \frac{V_{IREF}}{R_S}
\]
PWMD is changed from low back to high again, the voltage on the integrating capacitor will force the converter into a Steady state almost instantaneously.

### 3.9 Soft Start (SS)

Soft start of the LED current can be achieved by connecting a capacitor at the SS pin. The rate of rise of SS pin voltage limits the LED current’s rate of rise. Upon start-up, the capacitance at the COMP network is being charged by the 200 μA sourcing current of the transconductance amplifier. Without the soft start function, this larger current would cause the COMP voltage to increase faster than the boost converter’s response time, causing overshoots in the LED current during start-up.

The SS pin is used to prevent these LED current overshoots by limiting the COMP pin’s voltage rise rate. A capacitor at the soft start pin programs the voltage rise rate at the pin. The SS pin holds the COMP pin voltage to 1V above the SS pin voltage and thereby controls the COMP pin’s voltage rise rate. The COMP pin is released once the COMP voltage reaches its Steady state.

When the steady state voltage at the COMP pin voltage \( V_{COMP(SS)} \) and the desired rise time of the LED current \( t_{RISE,ILED} \) have been determined, the capacitance required at the SS pin can be computed as specified in Equation 3-10:

\[
C_{SS} = \frac{11 \mu A \cdot t_{RISE,ILED}}{V_{COMP(SS)} - 1V}
\]

### 3.10 Linear Dimming

Linear dimming can be performed in the HV9963 by varying the voltages at the IREF pin. Note that since the HV9963 is a Peak Current mode controller, it has a minimum on time for the GATE output. This minimum on time will prevent the converter from completely turning off even when the IREF pin is pulled to GND. Thus, linear dimming cannot accomplish true zero-LED current for the HV9963. To get zero-LED current, PWM dimming has to be used.

Due to the offset voltage of the short-circuit comparator as well as the non-linearity of the X2 gain stage, pulling the IREF pin very close to GND might trigger the internal short-circuit comparator and shut down the IC. To overcome this, the output of the gain stage is limited to 140 mV (minimum), allowing the IREF pin to be pulled all the way to 0V without triggering the short-circuit comparator.

#### 3.11 PWM Dimming (PWMD)

PWM dimming in the HV9963 can be accomplished using a TTL-compatible square wave voltage signal source at the PWMD pin.

The HV9963 has an enhanced PWM dimming capability, which allows PWM dimming to widths less than one switching cycle with no drop in the LED current.

The enhanced PWM dimming performance of the HV9963 can be best explained by considering typical boost converter circuits without this functionality. When the PWM dimming pulse becomes very small (less than one switching cycle for a DCM design or less than five switching cycles for a CCM design), the boost converter is turned off before the input current can reach its Steady state value. This causes the input power to drop, which is manifested in the output as a drop in the LED current. Refer to Figure 3-5 and Figure 3-6 for a CCM design.

**FIGURE 3-5:** PWM Dimming with Dimming On-Time far greater than One Switching Time Period.

**FIGURE 3-6:** PWM Dimming with Dimming On-Time equal to One Switching Time Period.

In the above figures, \( I_0(SS) \) and \( I_L(SS) \) refer to the steady state values at PWMD duty = 100% for the output current and inductor current, respectively. As can be seen in Figure 3-6, the inductor current does not rise enough to trip the CS comparator. This causes the closed-loop amplifier to lose control of the LED current and COMP voltage rises to \( AVDD \).

In the HV9963, however, this problem can be overcome by keeping the boost converter on, even though PWMD has gone down to zero. The boost converter may remain turned on until the inductor...
current reaches the threshold in Steady state at 100% PWM dimming duty cycle. This will ensure that enough power is delivered to the output. Thus, the amplifier still has control over the LED current, and the LED current will be in regulation as shown in Figure 3-7.

![FIGURE 3-7: PWM Dimming with Dimming On-Time equal to One Switching Time Period with the HV9963.](image)

When the PWM signal is high, the GATE and FLT pins are enabled and the output of the transconductance op-amp is connected to the external compensation network. Thus, the internal amplifier controls the output current. When the PWMD signal goes low, the output of the transconductance amplifier is disconnected from the compensation network. Thus, the integrating capacitor maintains the voltage across it. The FLT pin goes low, turning off the disconnect switch. However, the GATE pin is kept enabled and the switching FET is kept switching until the switch current sensed by the current sense resistor $R_{CS}$ at the CS pin reaches the Steady state threshold at the undimmed full brightness LED current output.

Note: Disconnecting the LED load during PWM dimming causes the energy stored in the inductor to be dumped into the output capacitor. The chosen filter capacitor should be large enough, so it can absorb the inductor energy without any significant change of the voltage across it. If the capacitor voltage change is significant, it would cause a turn-on spike in the inductor current when PWMD goes high.

### 3.12 Fault Conditions and Hiccup Timer (OVP, HCP)

The HV9963 is a robust controller which can protect the LEDs and the LED driver in case of Fault conditions. The HV9963 includes both open LED protection and output LED string short-circuit protection. In both cases, the HV9963 shuts down and attempts to restart after a hiccup time. The hiccup time is programmed by the capacitor at the HCP pin.

When a Fault condition is detected, both GATE and FLT outputs are disabled and the COMP, SS, and HCP pins are pulled to GND. Once the voltage at the HCP pin falls below 0.1V, and the Fault condition has disappeared, the capacitor at the HCP pin is released and is charged slowly by a 11 μA current source. Once the capacitor is charged to 2.1V, the COMP and SS pins are released and the GATE and FLT pins are allowed to turn on. Then, the converter will go into a Soft-start mode, ensuring a smooth recovery for the LED current.

#### 3.13 Hiccup Timer (HCP)

The value of the capacitor required for a given hiccup time is calculated as seen in Equation 3-11 below:

**EQUATION 3-11:**

$$C_{HCP} = \frac{11 \mu A \cdot t_{HICCUP}}{2V}$$

#### 3.14 LED String Short-Circuit Protection

When a LED String Short-circuit condition is detected (output current becomes higher than twice the Steady state current), the GATE and FLT outputs are pulled low. As soon as the disconnect FET is turned off, the output current goes to zero and the Short-circuit condition disappears. At this time, the hiccup timer is started. Once the timing is complete, the converter attempts to restart. If the Fault condition still persists, the converter shuts down and goes through the cycle again. If the Fault condition is cleared (due to a momentary output short) the converter will start regulating the output current normally. This allows the LED driver to recover from accidental shorts without having to reset the IC.

During Short-circuit conditions, there are two factors that determine the hiccup time. The first factor is the time $t_{COMP}$ required to discharge the compensation capacitor. The COMP discharge time $t_{COMP}$ is calculated as shown in Equation 3-12.

**EQUATION 3-12:**

For Type 1 compensation network which is a single capacitor $C_C$ at the COMP pin,

$$t_{COMP} = 3 \cdot 500\Omega \cdot C_C$$

For Type 2 compensation network which is a series combination of $R_Z$ and $C_Z$ in parallel with $C_C$ at the COMP pin,

$$t_{COMP} = 3 \cdot R_Z \cdot C_Z$$

The second factor is the time $t_{IND}$ required for the inductor to discharge completely after the Short-circuit condition has been cleared. The inductor discharge time $t_{IND}$ is computed as illustrated in Equation 3-13.
EQUATION 3-13:

\[ t_{\text{IND}} = \frac{L}{4 \sqrt{L \cdot C_O}} \]

Where \( L \) and \( C_O \) are input inductor and output capacitor of the power stage, respectively.

The hiccup time is then chosen as shown in Equation 3-14.

EQUATION 3-14:

\[ t_{\text{HICCUP}} > \max (t_{\text{COMP}}, t_{\text{IND}}) \]

Note that the power rating of the LED current sense resistor has to be chosen properly if it has to survive a persistent Fault condition. The power rating can be determined using Equation 3-15.

EQUATION 3-15:

\[ P_{R_S} \geq \frac{I_{\text{SAT}}^2 \cdot R_S \cdot (t_{\text{FAULT}} + t_{\text{PD,OFF}})}{t_{\text{HICCUP}}} \]

Where \( I_{\text{SAT}} \) is the saturation current of the disconnect FET. In the case of HV9963, \( t_{\text{FAULT}} + t_{\text{PD,OFF}} \) is 550 ns (maximum).

3.15 False Triggering of the Short-Circuit Comparator During PWM Dimming

During PWM dimming, the parasitic capacitance of the LED string might cause a spike in the output current when the disconnect FET is turned on. If this spike is detected by the short-circuit comparator, it will cause the IC to falsely detect an Overcurrent condition and shut down.

To prevent these false triggers in the HV9963, there is a built-in 600 ns blanking network for the short-circuit comparator. This blanking network is activated when the PWMD input goes high. Thus, the short-circuit comparator will not see the spike in the LED current during the PWM dimming turn-on transition. Once the blanking timer is completed, the short-circuit comparator will start monitoring the output current. Thus, the total delay time for detecting a short-circuit will depend on the condition of the PWMD input.

If the output short-circuit exists before the PWM dimming signal goes high, the total detection time is determined as demonstrated in Equation 3-16.

EQUATION 3-16:

\[ t_{\text{DETECT1}} = t_{\text{BLANK, SC}} + t_{\text{PD,OFF}} \approx 1050\text{ns(max)} \]

If the short-circuit occurs when the PWM dimming signal is already high, the time to detect is computed as shown in Equation 3-17.

EQUATION 3-17:

\[ t_{\text{DETECT1}} = t_{\text{PD,OFF}} \approx 250\text{ns(max)} \]

3.16 Overvoltage Protection

The HV9963 provides hysteretic overvoltage protection allowing the IC to recover in case the LED load is disconnected momentarily. When the load is disconnected in a boost converter, the output voltage rises as the output capacitor starts charging. When the output voltage reaches the OVP rising threshold, the HV9963 detects an Overvoltage condition and turns off the converter. The converter is turned back on only when the output voltage falls below the falling OVP threshold, which is 10% lower than the rising threshold. This time is mostly dictated by the R-C time constant of the output capacitor \( C_O \) and the resistor network used to sense overvoltage (\( R_{\text{OVP1}} + R_{\text{OVP2}} \)). In case of a persistent Open Circuit condition, this cycle keeps repeating, maintaining the output voltage within a 10% band of the OVP thresholds.

In most designs, the lower threshold voltage of the overvoltage protection—10% below \( V_{\text{OVP,RISING}} \) at which the HV9963 attempts to restart—will be more than the LED string voltage. Thus, when the LED load is reconnected to the output of the converter, the voltage differential between the actual output voltage and the LED string voltage will cause a spike in the output current. This causes a short-circuit to be detected, and the HV9963 will trigger short-circuit protection. This behavior continues until the output voltage becomes lower than the LED string voltage. At which point, no Fault will be detected and normal operation of the circuit will commence.
4.0 PACKAGING INFORMATION

4.1 Package Marking Information

Legend:

XX...X Product Code or Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
* Pb-free JEDEC® designator for Matte Tin (Sn)

Example

16-lead SOIC

XXX...X@ YYWWNNN

Example

HV9963NG@ 1917963

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for product code or customer-specific information. Package may or not include the corporate logo.
16-Lead SOIC (Narrow Body) Package Outline (NG)
9.90x3.90mm body, 1.75mm height (max), 1.27mm pitch

Note: For the most current package drawings, see the Microchip Packaging Specification at www.microchip.com/packaging.

Note:
1. This chamfer feature is optional. If it is not present, then a Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be:
   a molded mark/identifier; an embedded metal marker; or a printed indicator.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>A</th>
<th>A1</th>
<th>A2</th>
<th>b</th>
<th>D</th>
<th>E</th>
<th>E1</th>
<th>e</th>
<th>h</th>
<th>L</th>
<th>L1</th>
<th>L2</th>
<th>θ</th>
<th>θ1</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIN</td>
<td>1.35*</td>
<td>0.10</td>
<td>1.25</td>
<td>0.31</td>
<td>9.80*</td>
<td>5.80*</td>
<td>3.80*</td>
<td>0.25</td>
<td>0.40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0°</td>
<td>5°</td>
</tr>
<tr>
<td>NOM</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>9.90</td>
<td>6.00</td>
<td>3.90</td>
<td>1.27 BSC</td>
<td>-</td>
<td>1.04 REF</td>
<td>0.25 BSC</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>MAX</td>
<td>1.75</td>
<td>0.25</td>
<td>1.65*</td>
<td>0.51</td>
<td>10.00*</td>
<td>6.20*</td>
<td>4.00*</td>
<td>0.50</td>
<td>1.27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>8°</td>
<td>15°</td>
</tr>
</tbody>
</table>

* This dimension is not specified in the JEDEC drawing.
Drawings are not to scale.
APPENDIX A: REVISION HISTORY

Revision A (October 2019)

- Converted Supertex Doc# DSFP-HV9963 to Microchip DS20005594A
- Changed the packaging quantity of the M901 media type from 1000/Reel to 2600/Reel
- Changed the packaging quantity of M934 media type from 2500/Reel to 2600/Reel
- Made minor text changes throughout the document
PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>XX</th>
<th>Device Options</th>
<th>Environmental Options</th>
<th>Media Type Options</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device:</td>
<td>HV9963 = Closed-loop LED Driver with Enhanced PWM Dimming</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Package:</td>
<td>NG = 16-lead SOIC</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Environmental:</td>
<td>G = Lead (Pb)-free/RoHS-compliant Package</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Media Types:
- (blank) = 45/Tube for an NG Package
- M901 = 2600/Reel for an NG Package
- M934 = 2600/Reel for an NG Package

Note: For media types M901 and M934, the base quantity for tape and reel was standardized to 2600/reel. Both options will result in delivery of the same number of parts/reel.

Examples:

a) HV9963NG-G: Closed-loop LED Driver with Enhanced PWM Dimming, 16-lead SOIC Package, 45/Tube
b) HV9963NG-G-M901: Closed-loop LED Driver with Enhanced PWM Dimming, 16-lead SOIC Package, 2600/Reel
c) HV9963NG-G-M934: Closed-loop LED Driver with Enhanced PWM Dimming, 16-lead SOIC Package, 2600/Reel
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted works, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBox, KeeLoq, Kleer, LANcheck, LinkMD, maxStylus, maxTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, pictoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNiC, SST, SST Logo, SuperFlash, SymmPromet, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntellIMOS, Libero, motorBench, mTouch, Powermate 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.


SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, All Rights Reserved.


For information regarding Microchip’s Quality Management Systems, please visit www.microchip.com/quality.