Introduction

The Atmel® ATmega128A is a low-power CMOS 8-bit microcontroller based on the AVR® enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega128A achieves throughputs close to 1MIPS per MHz. This empowers system designer to optimize the device for power consumption versus processing speed.

Features

- High-performance, Low-power Atmel AVR 8-bit Microcontroller
- Advanced RISC Architecture
  - 133 Powerful Instructions - Most Single-clock Cycle Execution
  - 32 × 8 General Purpose Working Registers + Peripheral Control Registers
  - Fully Static Operation
  - Up to 16MIPS Throughput at 16MHz
  - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
  - 128Kbytes of In-System Self-programmable Flash program memory
  - 4Kbytes EEPROM
  - 4Kbytes Internal SRAM
  - Write/Erase cycles: 10,000 Flash/100,000 EEPROM
  - Data retention: 20 years at 85°C/100 years at 25°C
- Optional Boot Code Section with Independent Lock Bits
  - In-System Programming by On-chip Boot Program
  - True Read-While-Write Operation
  - Up to 64 Kbytes Optional External Memory Space
  - Programming Lock for Software Security
  - SPI Interface for In-System Programming
- JTAG (IEEE std. 1149.1 Compliant) Interface
  - Boundary-scan Capabilities According to the JTAG Standard
  - Extensive On-chip Debug Support

This is a summary document. A complete document is available on our Web site at www.atmel.com
- Programming of Flash, EEPROM, Fuses and Lock Bits through the JTAG Interface

- Atmel QTouch® library support
  - Capacitive touch buttons, sliders and wheels
  - Atmel QTouch and QMatrix acquisition
  - Up to 64 sense channels

- Peripheral Features
  - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
  - Two Expanded 16-bit Timer/Counters with Separate Prescaler, Compare Mode and Capture Mode
  - Real Time Counter with Separate Oscillator
  - Two 8-bit PWM Channels
  - 6 PWM Channels with Programmable Resolution from 2 to 16 Bits
  - Output Compare Modulator
  - 8-channel, 10-bit ADC
    - 8 Single-ended Channels
    - 7 Differential Channels
    - 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
  - Byte-oriented Two-wire Serial Interface
  - Dual Programmable Serial USARTs
  - Master/Slave SPI Serial Interface
  - Programmable Watchdog Timer with On-chip Oscillator
  - On-chip Analog Comparator

- Special Microcontroller Features
  - Power-on Reset and Programmable Brown-out Detection
  - Internal Calibrated RC Oscillator
  - External and Internal Interrupt Sources
  - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
  - Software Selectable Clock Frequency
  - ATmega103 Compatibility Mode Selected by a Fuse
  - Global Pull-up Disable

- I/O and Packages
  - 53 Programmable I/O Lines
  - 64-lead TQFP and 64-pad QFN/MLF

- Operating Voltages
  - 2.7 - 5.5V

- Speed Grades
  - 0 - 16MHz
# Table of Contents

Introduction........................................................................................................................................1  
Features........................................................................................................................................1  
1. Description..................................................................................................................................4  
2. Configuration Summary.............................................................................................................5  
3. Ordering Information..................................................................................................................6  
4. Block Diagram.............................................................................................................................7  
5. ATmega103 and ATmega128A Compatibility..............................................................................8  
   5.1. ATmega103 Compatibility Mode............................................................................................8  
6. Pin Configurations.....................................................................................................................9  
   6.1. Pin Descriptions.....................................................................................................................9  
7. Resources.....................................................................................................................................12  
8. Data Retention............................................................................................................................13  
9. About Code Examples................................................................................................................14  
10. Capacitive Touch Sensing..........................................................................................................15  
11. Packaging Information...............................................................................................................16  
   11.1. 64A.........................................................................................................................................16  
   11.2. 64M1.....................................................................................................................................17  
12. Errata.........................................................................................................................................18  
   12.1. ATmega128A Rev. U............................................................................................................18
1. **Description**

The Atmel AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega128A provides the following features: 128Kbytes of In-System Programmable Flash with Read-While-Write capabilities, 4Kbytes EEPROM, 4Kbytes SRAM, 53 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), four flexible Timer/Counters with compare modes and PWM, 2 USARTs, one byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with Internal Oscillator, one SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel’s high-density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega128A is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control application.

The ATmega128A AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.
2. **Configuration Summary**

<table>
<thead>
<tr>
<th>Features</th>
<th>ATmega128A</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pin count</td>
<td>64</td>
</tr>
<tr>
<td>Flash (KB)</td>
<td>128</td>
</tr>
<tr>
<td>SRAM (KB)</td>
<td>4</td>
</tr>
<tr>
<td>EEPROM (KB)</td>
<td>4</td>
</tr>
<tr>
<td>External Memory (KB)</td>
<td>64</td>
</tr>
<tr>
<td>General Purpose I/O pins</td>
<td>53</td>
</tr>
<tr>
<td>SPI</td>
<td>1</td>
</tr>
<tr>
<td>TWI (I²C)</td>
<td>1</td>
</tr>
<tr>
<td>USART</td>
<td>2</td>
</tr>
<tr>
<td>ADC</td>
<td>10-bit, up to 76.9ksp (15ksp at max resolution)</td>
</tr>
<tr>
<td>ADC channels</td>
<td>6 (8 in TQFP and QFN/MLF packages)</td>
</tr>
<tr>
<td>AC propagation delay</td>
<td>Typ 400ns</td>
</tr>
<tr>
<td>8-bit Timer/Counters</td>
<td>2</td>
</tr>
<tr>
<td>16-bit Timer/Counters</td>
<td>2</td>
</tr>
<tr>
<td>PWM channels</td>
<td>6</td>
</tr>
<tr>
<td>RC Oscillator</td>
<td>+/-3%</td>
</tr>
<tr>
<td>VREF Bandgap</td>
<td></td>
</tr>
<tr>
<td>Operating voltage</td>
<td>2.7 - 5.5V</td>
</tr>
<tr>
<td>Max operating frequency</td>
<td>16MHz</td>
</tr>
<tr>
<td>Temperature range</td>
<td>-55°C to +125°C</td>
</tr>
<tr>
<td>JTAG</td>
<td>Yes</td>
</tr>
</tbody>
</table>
3. **Ordering Information**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>2.7 - 5.5V</td>
<td>ATmega128A-AU</td>
<td>64A</td>
<td>Industrial (-40°C to 85°C)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ATmega128A-AUR[3]</td>
<td>64A</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ATmega128A-MU</td>
<td>64M1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ATmega128A-MUR[3]</td>
<td>64M1</td>
<td></td>
</tr>
</tbody>
</table>

**Note:**
1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
3. Tape and Reel

**Package Type**

<table>
<thead>
<tr>
<th>Package Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>64A</td>
<td>64-lead, 14 × 14 × 1.0 mm, Thin Profile Plastic Quad Flat Package (TQFP)</td>
</tr>
<tr>
<td>64M1</td>
<td>64-pad, 9 × 9 × 1.0 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)</td>
</tr>
</tbody>
</table>
4. Block Diagram

Figure 4-1 Block Diagram

[Diagram of the AVR ATmega128A microcontroller block diagram, showing the CPU, Flash, SRAM, NVM, PROM, and various I/O ports, with connections to the ADC, DAC, Watchdog, and Power management modules.]

Clock generation:
- 8MHz Crystal Osc
- 8MHz Calib RC
- 32.768kHz XOSC
- 12MHz External RC Osc
- 1MHz int osc

Power management and control
- Watchdog Timer
- Internal Reference

I/O PORTS
- ExtMem
- I/O PORTS
- ExtInt
- ADC

ADC
- ADC[7:0]
- AREF

AC
- AIN0
- AN1
- ACO
- ADCMUX

SPI
- MISO
- MOSI
- SCK
- SS

TWI
- SDA
- SCL

USART 0
- Rx00
- Tx00
- XCK0

USART 1
- Rx11
- Tx11
- XCK1

TC 0
- (8-bit async)

TC 1
- (16-bit)

TC 2
- (8-bit)

TC 3
- (16-bit)
5. **ATmega103 and ATmega128A Compatibility**

The ATmega128A is a highly complex microcontroller where the number of I/O locations supersedes the 64 I/O locations reserved in the AVR instruction set. To ensure backward compatibility with the ATmega103, all I/O locations present in ATmega103 have the same location in ATmega128A. Most additional I/O locations are added in an Extended I/O space starting from 0x60 to 0xFF, (that is, in the ATmega103 internal RAM space). These locations can be reached by using LD/LDS/LDD and ST/STS/STD instructions only, not by using IN and OUT instructions. The relocation of the internal RAM space may still be a problem for ATmega103 users. Also, the increased number of interrupt vectors might be a problem if the code uses absolute addresses. To solve these problems, an ATmega103 compatibility mode can be selected by programming the fuse M103C. In this mode, none of the functions in the Extended I/O space are in use, so the internal RAM is located as in ATmega103. Also, the Extended Interrupt vectors are removed.

The Atmel AVR ATmega128A is 100% pin compatible with ATmega103, and can replace the ATmega103 on current Printed Circuit Boards. The application note "Replacing ATmega103 by ATmega128A" describes what the user should be aware of replacing the ATmega103 by an ATmega128A.

5.1. **ATmega103 Compatibility Mode**

By programming the M103C fuse, the ATmega128A will be compatible with the ATmega103 regards to RAM, I/O pins and interrupt vectors as described above. However, some new features in ATmega128A are not available in this compatibility mode, these features are listed below:

- One USART instead of two, Asynchronous mode only. Only the eight least significant bits of the Baud Rate Register is available.
- One 16 bits Timer/Counter with two compare registers instead of two 16-bit Timer/Counters with three compare registers.
- Two-wire serial interface is not supported.
- Port C is output only.
- Port G serves alternate functions only (not a general I/O port).
- Port F serves as digital input only in addition to analog input to the ADC.
- Boot Loader capabilities is not supported.
- It is not possible to adjust the frequency of the internal calibrated RC Oscillator.
- The External Memory Interface can not release any Address pins for general I/O, neither configure different wait-states to different External Memory Address sections.
- In addition, there are some other minor differences to make it more compatible to ATmega103:
  - Only EXTRF and PORF exists in MCUCSR.
  - Timed sequence not required for Watchdog Time-out change.
  - External Interrupt pins 3 - 0 serve as level interrupt only.
  - USART has no FIFO buffer, so data overrun comes earlier.

Unused I/O bits in ATmega103 should be written to 0 to ensure same operation in ATmega128A.
6. **Pin Configurations**

**Figure 6-1 Pinout ATmega128A**

Note: The Pinout figure applies to both TQFP and MLF packages. The bottom pad under the QFN/MLF package should be soldered to ground.

6.1. **Pin Descriptions**

6.1.1. \( V_{CC} \)

Digital supply voltage.
6.1.2.  **GND**
    Ground.

6.1.3.  **Port A (PA7:PA0)**
    Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tristated when a reset condition becomes active, even if the clock is not running.

    Port A also serves the functions of various special features of the ATmega128A as listed in *Alternate Functions of Port A*.

6.1.4.  **Port B (PB7:PB0)**
    Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tristated when a reset condition becomes active, even if the clock is not running.

    Port B also serves the functions of various special features of the ATmega128A as listed in *Alternate Functions of Port B*.

6.1.5.  **Port C (PC7:PC0)**
    Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tristated when a reset condition becomes active, even if the clock is not running.

    Port C also serves the functions of special features of the ATmega128A as listed in *Alternate Functions of Port C*. In ATmega103 compatibility mode, Port C is output only, and the port C pins are not tri-stated when a reset condition becomes active.

    **Note:** The Atmel AVR ATmega128A is by default shipped in ATmega103 compatibility mode. Thus, if the parts are not programmed before they are put on the PCB, PORTC will be output during first power up, and until the ATmega103 compatibility mode is disabled.

6.1.6.  **Port D (PD7:PD0)**
    Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tristated when a reset condition becomes active, even if the clock is not running.

    Port D also serves the functions of various special features of the ATmega128A as listed in *Alternate Functions of Port D*.

6.1.7.  **Port E (PE7:PE0)**
    Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tristated when a reset condition becomes active, even if the clock is not running.

    Port E also serves the functions of various special features of the ATmega128A as listed in *Alternate Functions of Port E*.

6.1.8.  **Port F (PF7:PF0)**
    Port F serves as the analog inputs to the A/D Converter.
Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a Reset occurs.

The TDO pin is tri-stated unless TAP states that shift out data are entered.

Port F also serves the functions of the JTAG interface.

In ATmega103 compatibility mode, Port F is an input Port only.

6.1.9. Port G (PG4:PG0)

Port G is a 5-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tristated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features.

In Atmel AVR ATmega103 compatibility mode, these pins only serves as strobes signals to the external memory as well as input to the 32kHz Oscillator, and the pins are initialized to PG0 = 1, PG1 = 1, and PG2 = 0 asynchronously when a reset condition becomes active, even if the clock is not running. PG3 and PG4 are oscillator pins.

6.1.10. RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in System and Reset Characteristics. Shorter pulses are not guaranteed to generate a reset.

6.1.11. XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

6.1.12. XTAL2

Output from the inverting Oscillator amplifier.

6.1.13. AVCC

AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to VCC, even if the ADC is not used. If the ADC is used, it should be connected to VCC through a low-pass filter.

6.1.14. AREF

AREF is the analog reference pin for the A/D Converter.

6.1.15. PEN

PEN is a programming enable pin for the SPI Serial Programming mode, and is internally pulled high. By holding this pin low during a Power-on Reset, the device will enter the SPI Serial Programming mode. PEN has no function during normal operation.
7. **Resources**

A comprehensive set of development tools, application notes and datasheets are available for download on [http://www.atmel.com/avr](http://www.atmel.com/avr).
8. **Data Retention**

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.
9. **About Code Examples**

This datasheet contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

For I/O registers located in extended I/O map, “IN”, “OUT”, “SBIS”, “SBIC”, “CBI”, and “SBI” instructions must be replaced with instructions that allow access to extended I/O. Typically “LDS” and “STS” combined with “SBRS”, “SBRC”, “SBR”, and “CBR”.

10. **Capacitive Touch Sensing**

The Atmel QTouch Library provides a simple to use solution to realize touch sensitive interfaces on most Atmel AVR microcontrollers. The QTouch Library includes support for the QTouch and QMatrix acquisition methods.

Touch sensing can be added to any application by linking the appropriate Atmel QTouch Library for the AVR Microcontroller. This is done by using a simple set of APIs to define the touch channels and sensors, and then calling the touch sensing API’s to retrieve the channel information and determine the touch sensor states.

The QTouch Library is FREE and downloadable from the Atmel website at the following location: [www.atmel.com/qtouchlibrary](http://www.atmel.com/qtouchlibrary). For implementation details and other information, refer to the Atmel QTouch Library User Guide - also available for download from the Atmel website.
11. Packaging Information

11.1. 64A

Notes:
1. This package conforms to JEDEC reference MS-026, Variation AER.
2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
3. Lead coplanarity is 0.10mm maximum.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>–</td>
<td>–</td>
<td>1.20</td>
<td></td>
</tr>
<tr>
<td>A1</td>
<td>0.05</td>
<td>–</td>
<td>0.15</td>
<td></td>
</tr>
<tr>
<td>A2</td>
<td>0.95</td>
<td>1.00</td>
<td>1.05</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>15.75</td>
<td>16.00</td>
<td>16.25</td>
<td></td>
</tr>
<tr>
<td>D1</td>
<td>13.90</td>
<td>14.00</td>
<td>14.10</td>
<td>Note 2</td>
</tr>
<tr>
<td>E</td>
<td>15.75</td>
<td>16.00</td>
<td>16.25</td>
<td></td>
</tr>
<tr>
<td>El</td>
<td>13.90</td>
<td>14.00</td>
<td>14.10</td>
<td>Note 2</td>
</tr>
<tr>
<td>B</td>
<td>0.30–</td>
<td>0.45</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>0.09</td>
<td>–</td>
<td>0.20</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>0.45</td>
<td>–</td>
<td>0.75</td>
<td></td>
</tr>
<tr>
<td>e</td>
<td>0.80</td>
<td>TYP</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
11.2. 64M1

Notes:
1. JEDEC Standard MO-220, (SAW Singulation) Fig. 1, VMM D.

COMMON DIMENSIONS
(Unit of Measure = mm)

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0.80</td>
<td>0.90</td>
<td>1.00</td>
<td></td>
</tr>
<tr>
<td>A1</td>
<td>—</td>
<td>0.02</td>
<td>0.05</td>
<td></td>
</tr>
<tr>
<td>b</td>
<td>0.18</td>
<td>0.25</td>
<td>0.30</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>8.90</td>
<td>9.00</td>
<td>9.10</td>
<td></td>
</tr>
<tr>
<td>D2</td>
<td>5.20</td>
<td>5.40</td>
<td>5.60</td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>8.90</td>
<td>9.00</td>
<td>9.10</td>
<td></td>
</tr>
<tr>
<td>E2</td>
<td>5.20</td>
<td>5.40</td>
<td>5.60</td>
<td></td>
</tr>
<tr>
<td>e</td>
<td>—</td>
<td>0.50</td>
<td>BSC</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>0.35</td>
<td>0.40</td>
<td>0.45</td>
<td></td>
</tr>
<tr>
<td>K</td>
<td>1.25</td>
<td>1.40</td>
<td>1.55</td>
<td></td>
</tr>
</tbody>
</table>

2010-10-19
12. **Errata**
   The revision letter in this section refers to the revision of the ATmega128A device.

12.1. **ATmega128A Rev. U**
   - First Analog Comparator conversion may be delayed
   - Interrupts may be lost when writing the timer registers in the asynchronous timer
   - Stabilizing time needed when changing XDIV Register
   - Stabilizing time needed when changing OSCCAL Register
   - IDCODE masks data from TDI input
   - Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

1. **First Analog Comparator conversion may be delayed**
   If the device is powered by a slow rising V\textsubscript{CC}, the first Analog Comparator conversion will take longer than expected on some devices.

   **Problem Fix/Workaround**
   When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.

2. **Interrupts may be lost when writing the timer registers in the asynchronous timer**
   The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

   **Problem Fix/Workaround**
   Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).

3. **Stabilizing time needed when changing XDIV Register**
   After increasing the source clock frequency more than 2% with settings in the XDIV register, the device may execute some of the subsequent instructions incorrectly.

   **Problem Fix/Workaround**
   The NOP instruction will always be executed correctly also right after a frequency change. Thus, the next 8 instructions after the change should be NOP instructions. To ensure this, follow this procedure:

   3.1. Clear the I bit in the SREG Register.
   3.2. Set the new pre-scaling factor in XDIV register.
   3.3. Execute 8 NOP instructions
   3.4. Set the I bit in SREG

   This will ensure that all subsequent instructions will execute correctly.

   **Assembly Code Example:**

   ```Assembly
   CLI                    ; clear global interrupt enable
   OUT   XDIV, temp       ; set new prescale value
   NOP                    ; no operation
   NOP                    ; no operation
   NOP                    ; no operation
   ```
4. **Stabilizing time needed when changing OSCCAL Register**

After increasing the source clock frequency more than 2% with settings in the OSCCAL register, the device may execute some of the subsequent instructions incorrectly.

**Problem Fix/Workaround**

The behavior follows errata number 3., and the same Fix / Workaround is applicable on this errata.

5. **IDCODE masks data from TDI input**

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

**Problem Fix/Workaround**

- If ATmega128A is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega128A by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega128A while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega128A must be the first device in the chain.

6. **Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.**

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

**Problem Fix/Workaround**

Always use OUT or SBI to set EERE in EECR.