Introduction

This driver for Atmel® | SMART ARM®-based microcontrollers provides an interface for the configuration and management of the device's SERCOM I2C module, for the transfer of data via an I2C bus. The following driver API modes are covered by this manual:

- Slave Mode Polled APIs
- Slave Mode Callback APIs

The following peripheral is used by this module:

- SERCOM (Serial Communication Interface)

The following devices can use this module:

- Atmel | SMART SAM D20/D21
- Atmel | SMART SAM R21
- Atmel | SMART SAM D09/D10/D11
- Atmel | SMART SAM L21/L22
- Atmel | SMART SAM DA1
- Atmel | SMART SAM C20/C21

The outline of this documentation is as follows:

- Prerequisites
- Module Overview
- Special Considerations
- Extra Information
- Examples
- API Overview
# Table of Contents

Introduction.............................................................................................................................................. 1

1. Software License.................................................................................................................................. 4

2. Prerequisites....................................................................................................................................... 5

3. Module Overview.................................................................................................................................. 6
   3.1. Driver Feature Macro Definition.................................................................................................. 6
   3.2. Functional Description.................................................................................................................... 6
   3.3. Bus Topology.................................................................................................................................. 7
   3.4. Transactions..................................................................................................................................... 7
      3.4.1. Address Packets....................................................................................................................... 7
      3.4.2. Data Packets............................................................................................................................. 8
      3.4.3. Transaction Examples.............................................................................................................. 8
      3.4.4. Packet Timeout......................................................................................................................... 8
      3.4.5. Repeated Start........................................................................................................................... 8
   3.5. Multi Master..................................................................................................................................... 8
      3.5.1. Arbitration.................................................................................................................................. 9
      3.5.2. Clock Synchronization............................................................................................................. 9
   3.6. Bus States....................................................................................................................................... 9
   3.7. Bus Timing..................................................................................................................................... 10
      3.7.1. Unknown Bus State Timeout..................................................................................................... 10
      3.7.2. SDA Hold Timeout.................................................................................................................... 10
   3.8. Operation in Sleep Modes............................................................................................................. 10

4. Special Considerations......................................................................................................................... 12
   4.1. Interrupt-driven Operation............................................................................................................ 12

5. Extra Information................................................................................................................................. 13

6. Examples............................................................................................................................................ 14

7. API Overview....................................................................................................................................... 15
   7.1. Structure Definitions...................................................................................................................... 15
      7.1.1. Struct i2c_slave_config.............................................................................................................. 15
      7.1.2. Struct i2c_slave_module........................................................................................................... 16
      7.1.3. Struct i2c_slave_packet............................................................................................................. 16
   7.2. Macro Definitions............................................................................................................................ 16
      7.2.1. Driver Feature Definition......................................................................................................... 16
      7.2.2. I2C Slave Status Flags............................................................................................................... 17
   7.3. Function Definitions......................................................................................................................... 18
      7.3.1. Lock/Unlock............................................................................................................................. 18
      7.3.2. Configuration and Initialization............................................................................................... 19
      7.3.3. Read and Write.......................................................................................................................... 21
      7.3.4. Status Management................................................................................................................... 24
      7.3.5. SERCOM I2C slave with DMA Interfaces................................................................................ 25

---

**NOTE**

Atmel AT03254: SAM D/R/L/C I2C Slave Mode (SERCOM I2C) Driver [APPLICATION NOTE]

Atmel-42116E-SAM-I2C-Bus-Driver-Sercom-I2C_AT03254_Application Note-12/2015
1. **Software License**

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

3. The name of Atmel may not be used to endorse or promote products derived from this software without specific prior written permission.

4. This software may only be redistributed and used in connection with an Atmel microcontroller product.

THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
2. Prerequisites

There are no prerequisites.
3. Module Overview

The outline of this section is as follows:

- Driver Feature Macro Definition
- Functional Description
- Bus Topology
- Transactions
- Multi Master
- Bus States
- Bus Timing
- Operation in Sleep Modes

3.1. Driver Feature Macro Definition

<table>
<thead>
<tr>
<th>Driver Feature Macro</th>
<th>Supported devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED</td>
<td>SAM D21/R21/D10/D11/L21/L22/DA1/C20/C21</td>
</tr>
<tr>
<td>FEATURE_I2C_10_BIT_ADDRESS</td>
<td>SAM D21/R21/D10/D11/L21/L22/DA1/C20/C21</td>
</tr>
<tr>
<td>FEATURE_I2C_SCL_STRETCH_MODE</td>
<td>SAM D21/R21/D10/D11/L21/L22/DA1/C20/C21</td>
</tr>
<tr>
<td>FEATURE_I2C_SCL_EXTEND_TIMEOUT</td>
<td>SAM D21/R21/D10/D11/L21/L22/DA1/C20/C21</td>
</tr>
</tbody>
</table>

Note: The specific features are only available in the driver when the selected device supports those features.

3.2. Functional Description

The I²C provides a simple two-wire bidirectional bus consisting of a wired-AND type serial clock line (SCL) and a wired-AND type serial data line (SDA).

The I²C bus provides a simple, but efficient method of interconnecting multiple master and slave devices. An arbitration mechanism is provided for resolving bus ownership between masters, as only one master device may own the bus at any given time. The arbitration mechanism relies on the wired-AND connections to avoid bus drivers short-circuiting.

A unique address is assigned to all slave devices connected to the bus. A device can contain both master and slave logic, and can emulate multiple slave devices by responding to more than one address.
### 3.3. Bus Topology

The I²C bus topology is illustrated in Figure 3-1 I²C Bus Topology on page 7. The pull-up resistors (Rs) will provide a high level on the bus lines when none of the I²C devices are driving the bus. These are optional, and can be replaced with a constant current source.

**Figure 3-1 I²C Bus Topology**

![I²C Bus Topology Diagram]

Note: Rs is optional

### 3.4. Transactions

The I²C standard defines three fundamental transaction formats:

- **Master Write**
  - The master transmits data packets to the slave after addressing it
- **Master Read**
  - The slave transmits data packets to the master after being addressed
- **Combined Read/Write**
  - A combined transaction consists of several write and read transactions

A data transfer starts with the master issuing a **Start** condition on the bus, followed by the address of the slave together with a bit to indicate whether the master wants to read from or write to the slave. The addressed slave must respond to this by sending an **ACK** back to the master.

After this, data packets are sent from the master or slave, according to the read/write bit. Each packet must be acknowledged (ACK) or not acknowledged (NACK) by the receiver.

If a slave responds with a NACK, the master must assume that the slave cannot receive any more data and cancel the write operation.

The master completes a transaction by issuing a **Stop** condition.

A master can issue multiple **Start** conditions during a transaction; this is then called a **Repeated Start** condition.

#### 3.4.1. Address Packets

The slave address consists of seven bits. The 8th bit in the transfer determines the data direction (read or write). An address packet always succeeds a **Start** or **Repeated Start** condition. The 8th bit is handled in the driver, and the user will only have to provide the 7-bit address.
3.4.2. Data Packets

Data packets are nine bits long, consisting of one 8-bit data byte, and an acknowledgement bit. Data packets follow either an address packet or another data packet on the bus.

3.4.3. Transaction Examples

The gray bits in the following examples are sent from master to slave, and the white bits are sent from slave to master. Example of a read transaction is shown in Figure 3-2 I2C Packet Read on page 8. Here, the master first issues a Start condition and gets ownership of the bus. An address packet with the direction flag set to read is then sent and acknowledged by the slave. Then the slave sends one data packet which is acknowledged by the master. The slave sends another packet, which is not acknowledged by the master and indicates that the master will terminate the transaction. In the end, the transaction is terminated by the master issuing a Stop condition.

Example of a write transaction is shown in Figure 3-3 I2C Packet Write on page 8. Here, the master first issues a Start condition and gets ownership of the bus. An address packet with the dir flag set to write is then sent and acknowledged by the slave. Then the master sends two data packets, each acknowledged by the slave. In the end, the transaction is terminated by the master issuing a Stop condition.

3.4.4. Packet Timeout

When a master sends an I2C packet, there is no way of being sure that a slave will acknowledge the packet. To avoid stalling the device forever while waiting for an acknowledge, a user selectable timeout is provided in the i2c_master_config struct which lets the driver exit a read or write operation after the specified time. The function will then return the STATUS_ERR_TIMEOUT flag.

This is also the case for the slave when using the functions postfix _wait.

The time before the timeout occurs, will be the same as for unknown bus state timeout.

3.4.5. Repeated Start

To issue a Repeated Start, the functions postfix _no_stop must be used. These functions will not send a Stop condition when the transfer is done, thus the next transfer will start with a Repeated Start. To end the transaction, the functions without the _no_stop postfix must be used for the last read/write.

3.5. Multi Master

In a multi master environment, arbitration of the bus is important, as only one master can own the bus at any point.
3.5.1. **Arbitration**

**Clock stretching**

The serial clock line is always driven by a master device. However, all devices connected to the bus are allowed to stretch the low period of the clock to slow down the overall clock frequency or to insert wait states while processing data. Both master and slave can randomly stretch the clock, which will force the other device into a wait-state until the clock line goes high again.

**Arbitration on the data line**

If two masters start transmitting at the same time, they will both transmit until one master detects that the other master is pulling the data line low. When this is detected, the master not pulling the line low, will stop the transmission and wait until the bus is idle. As it is the master trying to contact the slave with the lowest address that will get the bus ownership, this will create an arbitration scheme always prioritizing the slaves with the lowest address in case of a bus collision.

3.5.2. **Clock Synchronization**

In situations where more than one master is trying to control the bus clock line at the same time, a clock synchronization algorithm based on the same principles used for clock stretching is necessary.

3.6. **Bus States**

As the I^2^C bus is limited to one transaction at the time, a master that wants to perform a bus transaction must wait until the bus is free. Because of this, it is necessary for all masters in a multi-master system to know the current status of the bus to be able to avoid conflicts and to ensure data integrity.

- **IDLE** No activity on the bus (between a **Stop** and a new **Start** condition)
- **OWNER** If the master initiates a transaction successfully
- **BUSY** If another master is driving the bus
- **UNKNOWN** If the master has recently been enabled or connected to the bus. Is forced to **IDLE** after given **timeout** when the master module is enabled

The bus state diagram can be seen in Figure 3-4 **I2C Bus State Diagram** on page 10.

- **S**: Start condition
- **P**: Stop condition
- **Sr**: Repeated start condition
3.7. **Bus Timing**

Inactive bus timeout for the master and SDA hold time is configurable in the drivers.

3.7.1. **Unknown Bus State Timeout**

When a master is enabled or connected to the bus, the bus state will be unknown until either a given timeout or a stop command has occurred. The timeout is configurable in the i2c_master_config struct. The timeout time will depend on toolchain and optimization level used, as the timeout is a loop incrementing a value until it reaches the specified timeout value.

3.7.2. **SDA Hold Timeout**

When using the I\(^2\)C in slave mode, it will be important to set a SDA hold time which assures that the master will be able to pick up the bit sent from the slave. The SDA hold time makes sure that this is the case by holding the data line low for a given period after the negative edge on the clock.

The SDA hold time is also available for the master driver, but is not a necessity.

3.8. **Operation in Sleep Modes**

The I\(^2\)C module can operate in all sleep modes by setting the run_in_standby Boolean in the i2c_master_config or i2c_slave_config struct. The operation in slave and master mode is shown in Table 3-1 **I2C Standby Operations** on page 11.
Table 3-1  \( \text{I}^2\text{C} \) Standby Operations

<table>
<thead>
<tr>
<th>Run in standby</th>
<th>Slave</th>
<th>Master</th>
</tr>
</thead>
<tbody>
<tr>
<td>false</td>
<td>Disabled, all reception is dropped</td>
<td>Generic Clock (GCLK) disabled when master is idle</td>
</tr>
<tr>
<td>true</td>
<td>Wake on address match when enabled</td>
<td>GCLK enabled while in sleep modes</td>
</tr>
</tbody>
</table>
4. **Special Considerations**

4.1. **Interrupt-driven Operation**

While an interrupt-driven operation is in progress, subsequent calls to a write or read operation will return the STATUS_BUSY flag, indicating that only one operation is allowed at any given time.

To check if another transmission can be initiated, the user can either call another transfer operation, or use the `i2c_master_get_job_status`/`i2c_slave_get_job_status` functions depending on mode.

If the user would like to get callback from operations while using the interrupt-driven driver, the callback must be registered and then enabled using the "register_callback" and "enable_callback" functions.
5. **Extra Information**

For extra information, see *Extra Information for SERCOM I2C Driver*. This includes:

- Acronyms
- Dependencies
- Errata
- Module History
6. **Examples**

For a list of examples related to this driver, see *Examples for SERCOM I2C Driver.*
7. **API Overview**

7.1. **Structure Definitions**

7.1.1. **Struct i2c_slave_config**

This is the configuration structure for the I^2^C slave device. It is used as an argument for `i2c_slave_init` to provide the desired configurations for the module. The structure should be initialized using the `i2c_slave_get_config_defaults`.

<table>
<thead>
<tr>
<th>Type</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint16_t</td>
<td>address</td>
<td>Address or upper limit of address range</td>
</tr>
<tr>
<td>uint16_t</td>
<td>address_mask</td>
<td>Address mask, second address, or lower limit of address range</td>
</tr>
<tr>
<td>enum i2c_slave_address_mode</td>
<td>address_mode</td>
<td>Addressing mode</td>
</tr>
<tr>
<td>uint16_t</td>
<td>buffer_timeout</td>
<td>Timeout to wait for master in polled functions</td>
</tr>
<tr>
<td>bool</td>
<td>enable_general_call_address</td>
<td>Enable general call address recognition</td>
</tr>
<tr>
<td>bool</td>
<td>enable_nack_on_address</td>
<td>Enable NACK on address match (this can be changed after initialization via the <code>i2c_slave_enable_nack_on_address</code> and <code>i2c_slave_disable_nack_on_address</code> functions).</td>
</tr>
<tr>
<td>bool</td>
<td>enable_scl_low_timeout</td>
<td>Set to enable the SCL low timeout</td>
</tr>
<tr>
<td>enum gclk_generator</td>
<td>generator_source</td>
<td>GCLK generator to use as clock source</td>
</tr>
<tr>
<td>uint32_t</td>
<td>pinmux_pad0</td>
<td>PAD0 (SDA) pinmux</td>
</tr>
<tr>
<td>uint32_t</td>
<td>pinmux_pad1</td>
<td>PAD1 (SCL) pinmux</td>
</tr>
<tr>
<td>bool</td>
<td>run_in_standby</td>
<td>Set to keep module active in sleep modes</td>
</tr>
<tr>
<td>bool</td>
<td>scl_low_timeout</td>
<td>Set to enable SCL low time-out</td>
</tr>
<tr>
<td>bool</td>
<td>scl_stretch_only_after_ack_bit</td>
<td>Set to enable SCL stretch only after ACK bit (required for high speed)</td>
</tr>
<tr>
<td>enum i2c_slave_sda_hold_time</td>
<td>sda_hold_time</td>
<td>SDA hold time with respect to the negative edge of SCL</td>
</tr>
<tr>
<td>Type</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>-----------------------------------</td>
<td>-------------------------------------------------------</td>
</tr>
<tr>
<td>bool</td>
<td>slave_scl_low_extend_timeout</td>
<td>Set to enable slave SCL low extend timeout</td>
</tr>
<tr>
<td>bool</td>
<td>ten_bit_address</td>
<td>Enable 10-bit addressing</td>
</tr>
<tr>
<td>enum</td>
<td>i2c_slave_transfer_speed</td>
<td>Transfer speed mode</td>
</tr>
<tr>
<td></td>
<td>transfer_speed</td>
<td></td>
</tr>
</tbody>
</table>

### 7.1.2. Struct i2c_slave_module

SERCOM I²C slave driver software instance structure, used to retain software state information of an associated hardware module instance.

**Note:** The fields of this structure should not be altered by the user application; they are reserved for module-internal use only.

### 7.1.3. Struct i2c_slave_packet

Structure to be used when transferring I²C slave packets.

**Table 7-2 Members**

<table>
<thead>
<tr>
<th>Type</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8_t *</td>
<td>data</td>
<td>Data array containing all data to be transferred</td>
</tr>
<tr>
<td>uint16_t</td>
<td>data_length</td>
<td>Length of data array</td>
</tr>
</tbody>
</table>

### 7.2. Macro Definitions

#### 7.2.1. Driver Feature Definition

Define SERCOM I²C driver features set according to different device family.

#### 7.2.1.1. Macro FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED

```c
#define FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
```

Fast mode plus and high speed support.

#### 7.2.1.2. Macro FEATURE_I2C_10_BIT_ADDRESS

```c
#define FEATURE_I2C_10_BIT_ADDRESS
```

10-bit address support

#### 7.2.1.3. Macro FEATURE_I2C_SCL_STRETCH_MODE

```c
#define FEATURE_I2C_SCL_STRETCH_MODE
```

SCL stretch mode support

#### 7.2.1.4. Macro FEATURE_I2C_SCL_EXTEND_TIMEOUT

```c
#define FEATURE_I2C_SCL_EXTEND_TIMEOUT
```
SCL extend timeout support

7.2.1.5. Macro FEATURE_I2C_DMA_SUPPORT

```c
#define FEATURE_I2C_DMA_SUPPORT
```

7.2.2. I²C Slave Status Flags

I²C slave status flags, returned by `i2c_slave_get_status()` and cleared by `i2c_slave_clear_status()`.

7.2.2.1. Macro I2C_SLAVE_STATUS_ADDRESS_MATCH

```c
#define I2C_SLAVE_STATUS_ADDRESS_MATCH
```

Address Match.

**Note:** Should only be cleared internally by driver.

7.2.2.2. Macro I2C_SLAVE_STATUS_DATA_READY

```c
#define I2C_SLAVE_STATUS_DATA_READY
```

Data Ready.

7.2.2.3. Macro I2C_SLAVE_STATUS_STOP_RECEIVED

```c
#define I2C_SLAVE_STATUS_STOP_RECEIVED
```

Stop Received.

7.2.2.4. Macro I2C_SLAVE_STATUS_CLOCK_HOLD

```c
#define I2C_SLAVE_STATUS_CLOCK_HOLD
```

Clock Hold.

**Note:** Cannot be cleared, only valid when I2C_SLAVE_STATUS_ADDRESS_MATCH is set.

7.2.2.5. Macro I2C_SLAVE_STATUS_SCL_LOW_TIMEOUT

```c
#define I2C_SLAVE_STATUS_SCL_LOW_TIMEOUT
```

SCL Low Timeout.

7.2.2.6. Macro I2C_SLAVE_STATUS_REPEATED_START

```c
#define I2C_SLAVE_STATUS_REPEATED_START
```

Repeated Start.

**Note:** Cannot be cleared, only valid when I2C_SLAVE_STATUS_ADDRESS_MATCH is set.

7.2.2.7. Macro I2C_SLAVE_STATUS_RECEIVED_NACK

```c
#define I2C_SLAVE_STATUS_RECEIVED_NACK
```

Received not acknowledge.

**Note:** Cannot be cleared.
7.2.2.8. Macro I2C_SLAVE_STATUS_COLLISION

```
#define I2C_SLAVE_STATUS_COLLISION
```

Transmit Collision.

7.2.2.9. Macro I2C_SLAVE_STATUS_BUS_ERROR

```
#define I2C_SLAVE_STATUS_BUS_ERROR
```

Bus error.

7.3. Function Definitions

7.3.1. Lock/Unlock

7.3.1.1. Function i2c_slave_lock()

Attempt to get lock on driver instance.

```
enum status_code i2c_slave_lock(
    struct i2c_slave_module *const module)
```

This function checks the instance's lock, which indicates whether or not it is currently in use, and sets the lock if it was not already set.

The purpose of this is to enable exclusive access to driver instances, so that, e.g., transactions by different services will not interfere with each other.

Table 7-3 Parameters

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[in, out]</td>
<td>module</td>
<td>Pointer to the driver instance to lock</td>
</tr>
</tbody>
</table>

Table 7-4 Return Values

<table>
<thead>
<tr>
<th>Return value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>STATUS_OK</td>
<td>If the module was locked</td>
</tr>
<tr>
<td>STATUS_BUSY</td>
<td>If the module was already locked</td>
</tr>
</tbody>
</table>

7.3.1.2. Function i2c_slave_unlock()

Unlock driver instance.

```
void i2c_slave_unlock(
    struct i2c_slave_module *const module)
```

This function clears the instance lock, indicating that it is available for use.

Table 7-5 Parameters

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[in, out]</td>
<td>module</td>
<td>Pointer to the driver instance to lock</td>
</tr>
</tbody>
</table>
### Table 7-6 Return Values

<table>
<thead>
<tr>
<th>Return value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>STATUS_OK</td>
<td>If the module was locked</td>
</tr>
<tr>
<td>STATUS_BUSY</td>
<td>If the module was already locked</td>
</tr>
</tbody>
</table>

### 7.3.2. Configuration and Initialization

#### 7.3.2.1. Function i2c_slave_is_syncing()

Returns the synchronization status of the module.

```c
bool i2c_slave_is_syncing(
    const struct i2c_slave_module *const module)
```

Returns the synchronization status of the module.

#### Table 7-7 Parameters

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[out]</td>
<td>module</td>
<td>Pointer to software module structure</td>
</tr>
</tbody>
</table>

#### Returns

Status of the synchronization.

#### Table 7-8 Return Values

<table>
<thead>
<tr>
<th>Return value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>true</td>
<td>Module is busy synchronizing</td>
</tr>
<tr>
<td>false</td>
<td>Module is not synchronizing</td>
</tr>
</tbody>
</table>

### 7.3.2.2. Function i2c_slave_get_config_defaults()

Gets the I2C slave default configurations.

```c
void i2c_slave_get_config_defaults(
    struct i2c_slave_config *const config)
```

This will initialize the configuration structure to known default values.

The default configuration is as follows:

- Disable SCL low timeout
- 300ns - 600ns SDA hold time
- Buffer timeout = 65535
- Address with mask
- Address = 0
- Address mask = 0 (one single address)
- General call address disabled
- Address nack disabled if the interrupt driver is used
- GCLK generator 0
- Do not run in standby
- PINMUX_DEFAULT for SERCOM pads

Those default configuration only available if the device supports it:
- Not using 10-bit addressing
- Standard-mode and Fast-mode transfer speed
- SCL stretch disabled
- Slave SCL low extend time-out disabled

### Table 7-9 Parameters

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[out]</td>
<td>config</td>
<td>Pointer to configuration structure to be initialized</td>
</tr>
</tbody>
</table>

#### 7.3.2.3. Function i2c_slave_init()

Initializes the requested I2C hardware module.

```c
enum status_code i2c_slave_init(
    struct i2c_slave_module *const module,
    Sercom *const hw,
    const struct i2c_slave_config *const config)
```

Initializes the SERCOM I2C slave device requested and sets the provided software module struct. Run this function before any further use of the driver.

### Table 7-10 Parameters

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[out]</td>
<td>module</td>
<td>Pointer to software module struct</td>
</tr>
<tr>
<td>[in]</td>
<td>hw</td>
<td>Pointer to the hardware instance</td>
</tr>
<tr>
<td>[in]</td>
<td>config</td>
<td>Pointer to the configuration struct</td>
</tr>
</tbody>
</table>

### Returns

Status of initialization.

### Table 7-11 Return Values

<table>
<thead>
<tr>
<th>Return value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>STATUS_OK</td>
<td>Module initiated correctly</td>
</tr>
<tr>
<td>STATUS_ERR_DENIED</td>
<td>If module is enabled</td>
</tr>
<tr>
<td>STATUS_BUSY</td>
<td>If module is busy resetting</td>
</tr>
<tr>
<td>STATUS_ERR_ALREADY_INITIALIZED</td>
<td>If setting other GCLK generator than previously set</td>
</tr>
</tbody>
</table>
7.3.2.4. Function i2c_slave_enable()

Enables the I2C module.

```c
void i2c_slave_enable(
    const struct i2c_slave_module *const module);
```

This will enable the requested I2C module.

Table 7-12 Parameters

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[in]</td>
<td>module</td>
<td>Pointer to the software module struct</td>
</tr>
</tbody>
</table>

7.3.2.5. Function i2c_slave_disable()

Disables the I2C module.

```c
void i2c_slave_disable(
    const struct i2c_slave_module *const module);
```

This will disable the I2C module specified in the provided software module structure.

Table 7-13 Parameters

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[in]</td>
<td>module</td>
<td>Pointer to the software module struct</td>
</tr>
</tbody>
</table>

7.3.2.6. Function i2c_slave_reset()

Resets the hardware module.

```c
void i2c_slave_reset(
    struct i2c_slave_module *const module);
```

This will reset the module to hardware defaults.

Table 7-14 Parameters

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[in, out]</td>
<td>module</td>
<td>Pointer to software module structure</td>
</tr>
</tbody>
</table>

7.3.3. Read and Write

7.3.3.1. Function i2c_slave_write_packet_wait()

Writes a packet to the master.

```c
enum status_code i2c_slave_write_packet_wait(
    struct i2c_slave_module *const module,
    struct i2c_slave_packet *const packet);
```

Writes a packet to the master. This will wait for the master to issue a request.
Table 7-15 Parameters

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[in]</td>
<td>module</td>
<td>Pointer to software module structure</td>
</tr>
<tr>
<td>[in]</td>
<td>packet</td>
<td>Packet to write to master</td>
</tr>
</tbody>
</table>

**Returns**

Status of packet write.

Table 7-16 Return Values

<table>
<thead>
<tr>
<th>Return value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>STATUS_OK</td>
<td>Packet was written successfully</td>
</tr>
<tr>
<td>STATUS_ERR_DENIED</td>
<td>Start condition not received, another interrupt flag is set</td>
</tr>
<tr>
<td>STATUS_ERR_IO</td>
<td>There was an error in the previous transfer</td>
</tr>
<tr>
<td>STATUS_ERR_BAD_FORMAT</td>
<td>Master wants to write data</td>
</tr>
<tr>
<td>STATUS_ERR_INVALID_ARG</td>
<td>Invalid argument(s) was provided</td>
</tr>
<tr>
<td>STATUS_ERR_BUSY</td>
<td>The I2C module is busy with a job</td>
</tr>
<tr>
<td>STATUS_ERR_ERR_OVERFLOW</td>
<td>Master NACKed before entire packet was transferred</td>
</tr>
<tr>
<td>STATUS_ERR_TIMEOUT</td>
<td>No response was given within the timeout period</td>
</tr>
</tbody>
</table>

7.3.3.2. Function i2c_slave_read_packet_wait()

Reads a packet from the master.

```c
enum status_code i2c_slave_read_packet_wait(
    struct i2c_slave_module *const module,
    struct i2c_slave_packet *const packet)
```

Reads a packet from the master. This will wait for the master to issue a request.

Table 7-17 Parameters

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[in]</td>
<td>module</td>
<td>Pointer to software module structure</td>
</tr>
<tr>
<td>[out]</td>
<td>packet</td>
<td>Packet to read from master</td>
</tr>
</tbody>
</table>

**Returns**

Status of packet read.
### Table 7-18 Return Values

<table>
<thead>
<tr>
<th>Return value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>STATUS_OK</td>
<td>Packet was read successfully</td>
</tr>
<tr>
<td>STATUS_ABORTED</td>
<td>Master sent stop condition or repeated start before specified length of bytes was received</td>
</tr>
<tr>
<td>STATUS_ERR_IO</td>
<td>There was an error in the previous transfer</td>
</tr>
<tr>
<td>STATUS_ERR_DENIED</td>
<td>Start condition not received, another interrupt flag is set</td>
</tr>
<tr>
<td>STATUS_ERR_INVALID_ARG</td>
<td>Invalid argument(s) was provided</td>
</tr>
<tr>
<td>STATUS_ERR_BUSY</td>
<td>The I²C module is busy with a job</td>
</tr>
<tr>
<td>STATUS_ERR_BAD_FORMAT</td>
<td>Master wants to read data</td>
</tr>
<tr>
<td>STATUS_ERR_ERR_OVERFLOW</td>
<td>Last byte received overflows buffer</td>
</tr>
</tbody>
</table>

### 7.3.3.3. Function i2c_slave_get_direction_wait()

Waits for a start condition on the bus.

```c
enum i2c_slave_direction i2c_slave_get_direction_wait(
    struct i2c_slave_module *const module)
```

**Note:** This function is only available for 7-bit slave addressing.

Waits for the master to issue a start condition on the bus.

**Note:** This function does not check for errors in the last transfer, this will be discovered when reading or writing.

### Table 7-19 Parameters

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[in]</td>
<td>module</td>
<td>Pointer to software module structure</td>
</tr>
</tbody>
</table>

### Returns

Direction of the current transfer, when in slave mode.

### Table 7-20 Return Values

<table>
<thead>
<tr>
<th>Return value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>I2C_SLAVE_DIRECTION_NONE</td>
<td>No request from master within timeout period</td>
</tr>
<tr>
<td>I2C_SLAVE_DIRECTION_READ</td>
<td>Write request from master</td>
</tr>
<tr>
<td>I2C_SLAVE_DIRECTION_WRITE</td>
<td>Read request from master</td>
</tr>
</tbody>
</table>
7.3.4. **Status Management**

7.3.4.1. **Function i2c_slave_get_status()**

Retrieves the current module status.

```c
uint32_t i2c_slave_get_status(
    struct i2c_slave_module *const module)
```

Checks the status of the module and returns it as a bitmask of status flags.

**Table 7-21 Parameters**

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[in]</td>
<td>module</td>
<td>Pointer to the I²C slave software device struct</td>
</tr>
</tbody>
</table>

**Returns**

Bitmask of status flags.

**Table 7-22 Return Values**

<table>
<thead>
<tr>
<th>Return value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>I2C_SLAVE_STATUS_ADDRESS_MATCH</td>
<td>A valid address has been received</td>
</tr>
<tr>
<td>I2C_SLAVE_STATUS_DATA_READY</td>
<td>A I²C slave byte transmission is successfully completed</td>
</tr>
<tr>
<td>I2C_SLAVE_STATUS_STOP_RECEIVED</td>
<td>A stop condition is detected for a transaction being processed</td>
</tr>
<tr>
<td>I2C_SLAVE_STATUS_CLOCK_HOLD</td>
<td>The slave is holding the SCL line low</td>
</tr>
<tr>
<td>I2C_SLAVE_STATUS_SCL_LOW_TIMEOUT</td>
<td>An SCL low time-out has occurred</td>
</tr>
<tr>
<td>I2C_SLAVE_STATUS_REPEATED_START</td>
<td>Indicates a repeated start, only valid if I2C_SLAVE_STATUS_ADDRESS_MATCH is set</td>
</tr>
<tr>
<td>I2C_SLAVE_STATUS_RECEIVED_NACK</td>
<td>The last data packet sent was not acknowledged</td>
</tr>
<tr>
<td>I2C_SLAVE_STATUS_COLLISION</td>
<td>The I²C slave was not able to transmit a high data or NACK bit</td>
</tr>
<tr>
<td>I2C_SLAVE_STATUS_BUS_ERROR</td>
<td>An illegal bus condition has occurred on the bus</td>
</tr>
</tbody>
</table>

7.3.4.2. **Function i2c_slave_clear_status()**

Clears a module status flag.

```c
void i2c_slave_clear_status(
    struct i2c_slave_module *const module,
    uint32_t status_flags)
```

Clears the given status flag of the module.

**Note**: Not all status flags can be cleared.
7.3.5. **SERCOM I\(^2\)C slave with DMA Interfaces**

7.3.5.1. **Function i2c_slave_dma_read_interrupt_status()**

Read SERCOM I\(^2\)C interrupt status.

```c
uint8_t i2c_slave_dma_read_interrupt_status(
    struct i2c_slave_module *const module)
```

Read I\(^2\)C interrupt status for DMA transfer.

7.3.5.2. **Function i2c_slave_dma_write_interrupt_status()**

Write SERCOM I\(^2\)C interrupt status.

```c
void i2c_slave_dma_write_interrupt_status(
    struct i2c_slave_module *const module,
    uint8_t flag)
```

Write I\(^2\)C interrupt status for DMA transfer.

7.3.6. **Address Match Functionality**

7.3.6.1. **Function i2c_slave_enable_nack_on_address()**

Enables sending of NACK on address match.

```c
void i2c_slave_enable_nack_on_address(
    struct i2c_slave_module *const module)
```

Enables sending of NACK on address match, thus discarding any incoming transaction.
7.3.6.2. **Function i2c_slave_disable_nack_on_address()**

Disables sending NACK on address match.

```c
void i2c_slave_disable_nack_on_address(
    struct i2c_slave_module *const module)
```

Disables sending of NACK on address match, thus acknowledging incoming transactions.

**Table 7-27 Parameters**

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[in, out]</td>
<td>module</td>
<td>Pointer to software module structure</td>
</tr>
</tbody>
</table>

7.3.7. **Callbacks**

7.3.7.1. **Function i2c_slave_register_callback()**

Registers callback for the specified callback type.

```c
void i2c_slave_register_callback(
    struct i2c_slave_module *const module,
    i2c_slave_callback_t callback,
    enum i2c_slave_callback callback_type)
```

Associates the given callback function with the specified callback type. To enable the callback, the `i2c_slave_enable_callback` function must be used.

**Table 7-28 Parameters**

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[in, out]</td>
<td>module</td>
<td>Pointer to the software module struct</td>
</tr>
<tr>
<td>[in]</td>
<td>callback</td>
<td>Pointer to the function desired for the specified callback</td>
</tr>
<tr>
<td>[in]</td>
<td>callback_type</td>
<td>Callback type to register</td>
</tr>
</tbody>
</table>

7.3.7.2. **Function i2c_slave_unregister_callback()**

Unregisters callback for the specified callback type.

```c
void i2c_slave_unregister_callback(
    struct i2c_slave_module *const module,
    enum i2c_slave_callback callback_type)
```

Removes the currently registered callback for the given callback type.

**Table 7-29 Parameters**

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[in, out]</td>
<td>module</td>
<td>Pointer to the software module struct</td>
</tr>
<tr>
<td>[in]</td>
<td>callback_type</td>
<td>Callback type to unregister</td>
</tr>
</tbody>
</table>
7.3.7.3. **Function i2c_slave_enable_callback()**

Enables callback.

```c
void i2c_slave_enable_callback(
    struct i2c_slave_module *const module,
    enum i2c_slave_callback callback_type)
```

Enables the callback specified by the `callback_type`.

**Table 7-30 Parameters**

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[in, out]</td>
<td>module</td>
<td>Pointer to the software module struct</td>
</tr>
<tr>
<td>[in]</td>
<td>callback_type</td>
<td>Callback type to enable</td>
</tr>
</tbody>
</table>

7.3.7.4. **Function i2c_slave_disable_callback()**

Disables callback.

```c
void i2c_slave_disable_callback(
    struct i2c_slave_module *const module,
    enum i2c_slave_callback callback_type)
```

Disables the callback specified by the `callback_type`.

**Table 7-31 Parameters**

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[in, out]</td>
<td>module</td>
<td>Pointer to the software module struct</td>
</tr>
<tr>
<td>[in]</td>
<td>callback_type</td>
<td>Callback type to disable</td>
</tr>
</tbody>
</table>

7.3.8. **Read and Write, Interrupt-Driven**

7.3.8.1. **Function i2c_slave_read_packet_job()**

Initiates a reads packet operation.

```c
enum status_code i2c_slave_read_packet_job(
    struct i2c_slave_module *const module,
    struct i2c_slave_packet *const packet)
```

Reads a data packet from the master. A write request must be initiated by the master before the packet can be read.

The `I2C_SLAVE_CALLBACK_WRITE_REQUEST` callback can be used to call this function.

**Table 7-32 Parameters**

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[in, out]</td>
<td>module</td>
<td>Pointer to software module struct</td>
</tr>
<tr>
<td>[in, out]</td>
<td>packet</td>
<td>Pointer to I2C packet to transfer</td>
</tr>
</tbody>
</table>
Returns
Status of starting asynchronously reading I2C packet.

Table 7-33 Return Values

<table>
<thead>
<tr>
<th>Return value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>STATUS_OK</td>
<td>If reading was started successfully</td>
</tr>
<tr>
<td>STATUS_BUSY</td>
<td>If module is currently busy with another transfer</td>
</tr>
</tbody>
</table>

7.3.8.2. Function i2c_slave_write_packet_job()

Initiates a write packet operation.

```c
enum status_code i2c_slave_write_packet_job(
    struct i2c_slave_module *const module,
    struct i2c_slave_packet *const packet)
```

Writes a data packet to the master. A read request must be initiated by the master before the packet can be written.

The **I2C_SLAVE_CALLBACK_READ_REQUEST** callback can be used to call this function.

Table 7-34 Parameters

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[in, out]</td>
<td>module</td>
<td>Pointer to software module struct</td>
</tr>
<tr>
<td>[in, out]</td>
<td>packet</td>
<td>Pointer to I2C packet to transfer</td>
</tr>
</tbody>
</table>

Returns
Status of starting writing I2C packet.

Table 7-35 Return Values

<table>
<thead>
<tr>
<th>Return value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>STATUS_OK</td>
<td>If writing was started successfully</td>
</tr>
<tr>
<td>STATUS_BUSY</td>
<td>If module is currently busy with another transfer</td>
</tr>
</tbody>
</table>

7.3.8.3. Function i2c_slave_cancel_job()

Cancels any currently ongoing operation.

```c
void i2c_slave_cancel_job(
    struct i2c_slave_module *const module)
```

Terminates the running transfer operation.

Table 7-36 Parameters

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[in, out]</td>
<td>module</td>
<td>Pointer to software module structure</td>
</tr>
</tbody>
</table>
### 7.3.8.4. Function `i2c_slave_get_job_status()`

Gets status of ongoing job.

```c
enum status_code i2c_slave_get_job_status(
    struct i2c_slave_module *const module)
```

Will return the status of the ongoing job, or the error that occurred in the last transfer operation. The status will be cleared when starting a new job.

#### Table 7-37 Parameters

<table>
<thead>
<tr>
<th>Data direction</th>
<th>Parameter name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[in, out]</td>
<td>module</td>
<td>Pointer to software module structure</td>
</tr>
</tbody>
</table>

#### Returns

Status of job.

#### Table 7-38 Return Values

<table>
<thead>
<tr>
<th>Return value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>STATUS_OK</td>
<td>No error has occurred</td>
</tr>
<tr>
<td>STATUS_BUSY</td>
<td>Transfer is in progress</td>
</tr>
<tr>
<td>STATUS_ERR_IO</td>
<td>A collision, timeout or bus error happened in the last transfer</td>
</tr>
<tr>
<td>STATUS_ERR_TIMEOUT</td>
<td>A timeout occurred</td>
</tr>
<tr>
<td>STATUS_ERR_OVERFLOW</td>
<td>Data from master overflows receive buffer</td>
</tr>
</tbody>
</table>

### 7.4. Enumeration Definitions

#### 7.4.1. Enum `i2c_slave_address_mode`

Enum for the possible address modes.

#### Table 7-39 Members

<table>
<thead>
<tr>
<th>Enum value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>I2C_SLAVE_ADDRESS_MODE_MASK</td>
<td>Address match on address_mask used as a mask to address</td>
</tr>
<tr>
<td>I2C_SLAVE_ADDRESS_MODE_TWO_ADDRESSES</td>
<td>Address match on both address and address_mask</td>
</tr>
<tr>
<td>I2C_SLAVE_ADDRESS_MODE_RANGE</td>
<td>Address match on range of addresses between and including address and address_mask</td>
</tr>
</tbody>
</table>

#### 7.4.2. Enum `i2c_slave_callback`

The available callback types for the I²C slave.
Table 7-40 Members

<table>
<thead>
<tr>
<th>Enum value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>I2C_SLAVE_CALLBACK_WRITE_COMPLETE</td>
<td>Callback for packet write complete</td>
</tr>
<tr>
<td>I2C_SLAVE_CALLBACK_READ_COMPLETE</td>
<td>Callback for packet read complete</td>
</tr>
<tr>
<td>I2C_SLAVE_CALLBACK_READ_REQUEST</td>
<td>Callback for read request from master - can be used to issue a write</td>
</tr>
<tr>
<td>I2C_SLAVE_CALLBACK_WRITE_REQUEST</td>
<td>Callback for write request from master - can be used to issue a read</td>
</tr>
<tr>
<td>I2C_SLAVE_CALLBACK_ERROR</td>
<td>Callback for error</td>
</tr>
<tr>
<td>I2C_SLAVE_CALLBACK_ERROR_LAST_TRANSFER</td>
<td>Callback for error in last transfer. Discovered on a new address interrupt.</td>
</tr>
</tbody>
</table>

7.4.3. Enum i2c_slave_direction

Enum for the direction of a request.

Table 7-41 Members

<table>
<thead>
<tr>
<th>Enum value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>I2C_SLAVE_DIRECTION_READ</td>
<td>Read</td>
</tr>
<tr>
<td>I2C_SLAVE_DIRECTION_WRITE</td>
<td>Write</td>
</tr>
<tr>
<td>I2C_SLAVE_DIRECTION_NONE</td>
<td>No direction</td>
</tr>
</tbody>
</table>

7.4.4. Enum i2c_slave_sda_hold_time

Enum for the possible SDA hold times with respect to the negative edge of SCL.

Table 7-42 Members

<table>
<thead>
<tr>
<th>Enum value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>I2C_SLAVE_SDA_HOLD_TIME_DISABLED</td>
<td>SDA hold time disabled</td>
</tr>
<tr>
<td>I2C_SLAVE_SDA_HOLD_TIME_50NS_100NS</td>
<td>SDA hold time 50ns - 100ns</td>
</tr>
<tr>
<td>I2C_SLAVE_SDA_HOLD_TIME_300NS_600NS</td>
<td>SDA hold time 300ns - 600ns</td>
</tr>
<tr>
<td>I2C_SLAVE_SDA_HOLD_TIME_400NS_800NS</td>
<td>SDA hold time 400ns - 800ns</td>
</tr>
</tbody>
</table>

7.4.5. Enum i2c_slave_transfer_speed

Enum for the transfer speed.
Table 7-43 Members

<table>
<thead>
<tr>
<th>Enum value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>I2C_SLAVE_SPEED_STANDARD_AND_FAST</td>
<td>Standard-mode (Sm) up to 100KHz and Fast-mode (Fm) up to 400KHz</td>
</tr>
<tr>
<td>I2C_SLAVE_SPEED_FAST_MODE_PLUS</td>
<td>Fast-mode Plus (Fm+) up to 1MHz</td>
</tr>
<tr>
<td>I2C_SLAVE_SPEED_HIGH_SPEED</td>
<td>High-speed mode (Hs-mode) up to 3.4MHz</td>
</tr>
</tbody>
</table>

7.4.6. Enum i2c_transfer_direction

For master: transfer direction or setting direction bit in address. For slave: direction of request from master.

Table 7-44 Members

<table>
<thead>
<tr>
<th>Enum value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>I2C_TRANSFER_WRITE</td>
<td>Master write operation is in progress</td>
</tr>
<tr>
<td>I2CTRANSFER_READ</td>
<td>Master read operation is in progress</td>
</tr>
</tbody>
</table>
8. Extra Information for SERCOM I²C Driver

8.1. Acronyms

Table 8-1 Acronyms on page 32 is a table listing the acronyms used in this module, along with their intended meanings.

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SDA</td>
<td>Serial Data Line</td>
</tr>
<tr>
<td>SCL</td>
<td>Serial Clock Line</td>
</tr>
<tr>
<td>SERCOM</td>
<td>Serial Communication Interface</td>
</tr>
<tr>
<td>DMA</td>
<td>Direct Memory Access</td>
</tr>
</tbody>
</table>

8.2. Dependencies

The I²C driver has the following dependencies:

- System Pin Multiplexer Driver

8.3. Errata

There are no errata related to this driver.

8.4. Module History

Table 8-2 Module History on page 32 is an overview of the module history, detailing enhancements and fixes made to the module since its first release. The current version of this corresponds to the newest version listed in Table 8-2 Module History on page 32.

Table 8-2 Module History

<table>
<thead>
<tr>
<th>Changelog</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Added 10-bit addressing and high speed support in SAM D21</td>
</tr>
<tr>
<td>• Separate structure i2c_packet into i2c_master_packet and i2c_slave packet</td>
</tr>
<tr>
<td>• Added support for SCL stretch and extended timeout hardware features in SAM D21</td>
</tr>
<tr>
<td>• Added fast mode plus support in SAM D21</td>
</tr>
<tr>
<td>Fixed incorrect logical mask for determining if a bus error has occurred in I²C Slave mode</td>
</tr>
</tbody>
</table>

Initial Release
9. **Examples for SERCOM I²C Driver**

This is a list of the available Quick Start guides (QSGs) and example applications for SAM I2C Slave Mode (SERCOM I2C) Driver. QSGs are simple examples with step-by-step instructions to configure and use this driver in a selection of use cases. Note that a QSG can be compiled as a standalone application or be added to the user application.

- Quick Start Guide for the I2C Slave module - Basic Use Case
  - Quick Start Guide for the I2C Slave module - Callback Use Case
  - Quick Start Guide for the I2C Slave module - DMA Use Case

9.1. **Quick Start Guide for SERCOM I²C Slave - Basic**

In this use case, the I²C will used and set up as follows:

- Slave mode
- 100KHz operation speed
- Not operational in standby
- 10000 packet timeout value

9.1.1. **Prerequisites**

The device must be connected to an I²C master.

9.1.2. **Setup**

9.1.2.1. **Code**

The following must be added to the user application:

A sample buffer to write from, a sample buffer to read to and length of buffers:

```c
#define DATA_LENGTH 10

uint8_t write_buffer[DATA_LENGTH] = {
    0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09
};
uint8_t read_buffer[DATA_LENGTH];
```

Address to respond to:

```c
#define SLAVE_ADDRESS 0x12
```

Globally accessible module structure:

```c
struct i2c_slave_module i2c_slave_instance;
```

Function for setting up the module:

```c
void configure_i2c_slave(void)
{
    /* Create and initialize config_i2c_slave structure */
    struct i2c_slave_config config_i2c_slave;
    i2c_slave_get_config_defaults(&config_i2c_slave);

    /* Change address and address_mode */
    config_i2c_slave.address = SLAVE_ADDRESS;
}
```
```c
config_i2c_slave.address_mode   = I2C_SLAVE_ADDRESS_MODE_MASK;
config_i2c_slave.buffer_timeout = 1000;

/* Initialize and enable device with config_i2c_slave */
i2c_slave_init(&i2c_slave_instance, CONF_I2C_SLAVE_MODULE, &config_i2c_slave);

i2c_slave_enable(&i2c_slave_instance);
```

Add to user application `main()`:
```
calculate_i2c_slave();
```

```
enum i2c_slave_direction dir;
struct i2c_slave_packet packet = {
    .data_length = DATA_LENGTH,
    .data        = write_buffer,
};
```

### Workflow

1. **Configure and enable module.**
```
calculate_i2c_slave();
```

1. **Create and initialize configuration structure.**
```
struct i2c_slave_config config_i2c_slave;
i2c_slave_get_config_defaults(&config_i2c_slave);
```

2. **Change address and address mode settings in the configuration.**
```
config_i2c_slave.address        = SLAVE_ADDRESS;
config_i2c_slave.address_mode   = I2C_SLAVE_ADDRESS_MODE_MASK;
config_i2c_slave.buffer_timeout = 1000;
```

3. **Initialize the module with the set configurations.**
```
i2c_slave_init(&i2c_slave_instance, CONF_I2C_SLAVE_MODULE, &config_i2c_slave);
```

4. **Enable the module.**
```
i2c_slave_enable(&i2c_slave_instance);
```

2. **Create variable to hold transfer direction.**
```
enum i2c_slave_direction dir;
```

3. **Create packet variable to transfer.**
```
struct i2c_slave_packet packet = {
    .data_length = DATA_LENGTH,
    .data        = write_buffer,
};
```

### Implementation

#### Code

Add to user application `main()`:
```
while (true) {
    /* Wait for direction from master */
```
9.1.3.2. Workflow

1. Wait for start condition from master and get transfer direction.

   dir = i2c_slave_get_direction_wait(&i2c_slave_instance);

2. Depending on transfer direction, set up buffer to read to or write from, and write or read from master.

   if (dir == I2C_SLAVE_DIRECTION_READ) {
     packet.data = read_buffer;
     i2c_slave_read_packet_wait(&i2c_slave_instance, &packet);
   } else if (dir == I2C_SLAVE_DIRECTION_WRITE) {
     packet.data = write_buffer;
     i2c_slave_write_packet_wait(&i2c_slave_instance, &packet);
   }

9.2. Quick Start Guide for SERCOM I²C Slave - Callback

In this use case, the I²C will be used and set up as follows:
- Slave mode
- 100KHz operation speed
- Not operational in standby
- 10000 packet timeout value

9.2.1. Prerequisites

The device must be connected to an I²C master.

9.2.2. Setup

9.2.2.1. Code

The following must be added to the user application:

A sample buffer to write from, a sample buffer to read to and length of buffers:

```c
#define DATA_LENGTH 10
static uint8_t write_buffer[DATA_LENGTH] = {
  0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09,
};
static uint8_t read_buffer [DATA_LENGTH];
```

Address to respond to:

```c
#define SLAVE_ADDRESS 0x12
```
Globally accessible module structure:

```c
struct i2c_slave_module i2c_slave_instance;
```

Globally accessible packet:

```c
static struct i2c_slave_packet packet;
```

Function for setting up the module:

```c
void configure_i2c_slave(void) {
    /* Initialize config structure and module instance */
    struct i2c_slave_config config_i2c_slave;
    i2c_slave_get_config_defaults(&config_i2c_slave);
    /* Change address and address_mode */
    config_i2c_slave.address      = SLAVE_ADDRESS;
    config_i2c_slave.address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
    /* Initialize and enable device with config */
    i2c_slave_init(&i2c_slave_instance, CONF_I2C_SLAVE_MODULE,
                   &config_i2c_slave);
    i2c_slave_enable(&i2c_slave_instance);
}
```

Callback function for read request from a master:

```c
void i2c_read_request_callback(
    struct i2c_slave_module *const module) {
    /* Init i2c packet */
    packet.data_length = DATA_LENGTH;
    packet.data        = write_buffer;
    /* Write buffer to master */
    i2c_slave_write_packet_job(module, &packet);
}
```

Callback function for write request from a master:

```c
void i2c_write_request_callback(
    struct i2c_slave_module *const module) {
    /* Init i2c packet */
    packet.data_length = DATA_LENGTH;
    packet.data        = read_buffer;
    /* Read buffer from master */
    if (i2c_slave_read_packet_job(module, &packet) != STATUS_OK) {
    }
}
```

Function for setting up the callback functionality of the driver:

```c
void configure_i2c_slave_callbacks(void) {
    /* Register and enable callback functions */
    i2c_slave_register_callback(&i2c_slave_instance,
                               i2c_read_request_callback,
                               I2C_SLAVE_CALLBACK_READ_REQUEST);
    i2c_slave_enable_callback(&i2c_slave_instance,
                              I2C_SLAVE_CALLBACK_READ_REQUEST);
}
```
i2c_slave_register_callback(&i2c_slave_instance,
i2c_write_request_callback,
   I2C_SLAVE_CALLBACK_WRITE_REQUEST);
i2c_slave_enable_callback(&i2c_slave_instance,
   I2C_SLAVE_CALLBACK_WRITE_REQUEST);
}

Add to user application main():

/* Configure device and enable */
configure_i2c_slave();
configure_i2c_slave_callbacks();

9.2.2.2. Workflow

1. Configure and enable module.
   configure_i2c_slave();

   1. Create and initialize configuration structure.
      struct i2c_slave_config config_i2c_slave;
      i2c_slave_get_config_defaults(&config_i2c_slave);

   2. Change address and address mode settings in the configuration.
      config_i2c_slave.address      = SLAVE_ADDRESS;
      config_i2c_slave.address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;

   3. Initialize the module with the set configurations.
      i2c_slave_init(&i2c_slave_instance, CONF_I2C_SLAVE_MODULE,
         &config_i2c_slave);

   4. Enable the module.
      i2c_slave_enable(&i2c_slave_instance);

2. Register and enable callback functions.
   configure_i2c_slave_callbacks();

   1. Register and enable callbacks for read and write requests from master.
      i2c_slave_register_callback(&i2c_slave_instance,
         i2c_read_request_callback,
         I2C_SLAVE_CALLBACK_READ_REQUEST);
      i2c_slave_enable_callback(&i2c_slave_instance,
         I2C_SLAVE_CALLBACK_READ_REQUEST);

      i2c_slave_register_callback(&i2c_slave_instance,
         i2c_write_request_callback,
         I2C_SLAVE_CALLBACK_WRITE_REQUEST);
      i2c_slave_enable_callback(&i2c_slave_instance,
         I2C_SLAVE_CALLBACK_WRITE_REQUEST);
9.2.3. Implementation

9.2.3.1. Code

Add to user application `main()`:

```c
while (true) {
    /* Infinite loop while waiting for I2C master interaction */
}
```

9.2.3.2. Workflow

1. Infinite while loop, while waiting for interaction from master.

```c
while (true) {
    /* Infinite loop while waiting for I2C master interaction */
}
```

9.2.4. Callback

When an address packet is received, one of the callback functions will be called, depending on the DIR bit in the received packet.

9.2.4.1. Workflow

- Read request callback:
  1. Length of buffer and buffer to be sent to master is initialized.

```c
packet.data_length = DATA_LENGTH;
packet.data        = write_buffer;
```

2. Write packet to master.

```c
i2c_slave_write_packet_job(module, &packet);
```

- Write request callback:
  1. Length of buffer and buffer to be read from master is initialized.

```c
packet.data_length = DATA_LENGTH;
packet.data        = read_buffer;
```

2. Read packet from master.

```c
if (i2c_slave_read_packet_job(module, &packet) != STATUS_OK) {
}
```

9.3. Quick Start Guide for Using DMA with SERCOM I²C Slave

The supported board list:

- SAMD21 Xplained Pro
- SAMR21 Xplained Pro
- SAML21 Xplained Pro
- SAML22 Xplained Pro
- SAMDA1 Xplained Pro
- SAMC21 Xplained Pro

In this use case, the I²C will used and set up as follows:

- Slave mode
- 100KHz operation speed
- Not operational in standby
- 65535 unknown bus state timeout value

### 9.3.1. Prerequisites

The device must be connected to an I²C slave.

### 9.3.2. Setup

#### 9.3.2.1. Code

The following must be added to the user application:

- **Address to respond to:**
  ```c
  #define SLAVE_ADDRESS 0x12
  ```

- **A sample buffer to send, number of entries to send and address of slave:**
  ```c
  #define DATA_LENGTH 10
  uint8_t read_buffer[DATA_LENGTH];
  ```

- **Globally accessible module structure:**
  ```c
  struct i2c_slave_module i2c_slave_instance;
  ```

- **Function for setting up the module:**
  ```c
  void configure_i2c_slave(void)
  {
  /* Create and initialize config_i2c_slave structure */
  struct i2c_slave_config config_i2c_slave;
  i2c_slave_get_config_defaults(&config_i2c_slave);
  /* Change address and address_mode */
  config_i2c_slave.address = SLAVE_ADDRESS;
  config_i2c_slave.address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
  config_i2c_slave.buffer_timeout = 1000;
  /* Initialize and enable device with config_i2c_slave */
  i2c_slave_init(&i2c_slave_instance, CONF_I2C_SLAVE_MODULE,
                  &config_i2c_slave);
  i2c_slave_enable(&i2c_slave_instance);
  }
  ```

- **Globally accessible DMA module structure:**
  ```c
  struct dma_resource i2c_dma_resource;
  ```

- **Globally accessible DMA transfer descriptor:**
  ```c
  COMPILER_ALIGNED(16)
  DmacDescriptor i2c_dma_descriptor;
  ```

- **Function for setting up the DMA resource:**
  ```c
  void configure_dma_resource(struct dma_resource *resource)
  {
  struct dma_resource_config config;
  dma_get_config_defaults(&config);
  ```
config.peripheral_trigger = CONF_I2C_DMA_TRIGGER;
config.trigger_action = DMA_TRIGGER_ACTION_BEAT;

dma_allocate(resource, &config);
}

• Function for setting up the DMA transfer descriptor:

```c
void setup_dma_descriptor(DmacDescriptor *descriptor)
{
    struct dma_descriptor_config descriptor_config;

dma_descriptor_get_config_defaults(&descriptor_config);

descriptor_config.beat_size = DMA_BEAT_SIZE_BYTE;
descriptor_config.src_increment_enable = false;
descriptor_config.block_transfer_count = DATA_LENGTH;
descriptor_config.destination_address = (uint32_t)read_buffer + DATA_LENGTH;
    descriptor_config.source_address =
        (uint32_t)(&i2c_slave_instance.hw->I2CS.DATA.reg);

dma_descriptor_create(descriptor, &descriptor_config);
}
```

• Add to user application main():

```c
configure_i2c_slave();

configure_dma_resource(&i2c_dma_resource);
setup_dma_descriptor(&i2c_dma_descriptor);
dma_add_descriptor(&i2c_dma_resource, &i2c_dma_descriptor);
```

9.3.2.2. Workflow

1. Configure and enable module:

```c
void configure_i2c_slave(void)
{
    /* Create and initialize config_i2c_slave structure */
    struct i2c_slave_config config_i2c_slave;
i2c_slave_get_config_defaults(&config_i2c_slave);

    /* Change address and address_mode */
    config_i2c_slave.address = SLAVE_ADDRESS;
    config_i2c_slave.address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
    config_i2c_slave.buffer_timeout = 1000;

    /* Initialize and enable device with config_i2c_slave */
    i2c_slave_init(&i2c_slave_instance, CONF_I2C_SLAVE_MODULE, &config_i2c_slave);
    i2c_slave_enable(&i2c_slave_instance);
}
```

1. Create and initialize configuration structure.

```c
struct i2c_slave_config config_i2c_slave;
i2c_slave_get_config_defaults(&config_i2c_slave);
```
2. Change settings in the configuration.

```c
config_i2c_slave.address = SLAVE_ADDRESS;
config_i2c_slave.address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
config_i2c_slave.buffer_timeout = 1000;
```

3. Initialize the module with the set configurations.

```c
i2c_slave_init(&i2c_slave_instance, CONF_I2C_SLAVE_MODULE, &config_i2c_slave);
```

4. Enable the module.

```c
i2c_slave_enable(&i2c_slave_instance);
```

2. Configure DMA

1. Create a DMA resource configuration structure, which can be filled out to adjust the configuration of a single DMA transfer.

```c
struct dma_resource_config config;
```

2. Initialize the DMA resource configuration struct with the module’s default values.

```c
dma_get_config_defaults(&config);
```

**Note:** This should always be performed before using the configuration struct to ensure that all values are initialized to known default settings.

3. Set extra configurations for the DMA resource. It is using peripheral trigger. SERCOM RX trigger causes a beat transfer in this example.

```c
config.peripheral_trigger = CONF_I2C_DMA_TRIGGER;
config.trigger_action = DMA_TRIGGER_ACTION_BEAT;
```

4. Allocate a DMA resource with the configurations.

```c
dma_allocate(resource, &config);
```

5. Create a DMA transfer descriptor configuration structure, which can be filled out to adjust the configuration of a single DMA transfer.

```c
struct dma_descriptor_config descriptor_config;
```

6. Initialize the DMA transfer descriptor configuration struct with the module’s default values.

```c
dma_descriptor_get_config_defaults(&descriptor_config);
```

**Note:** This should always be performed before using the configuration struct to ensure that all values are initialized to known default settings.

7. Set the specific parameters for a DMA transfer with transfer size, source address, and destination address.

```c
descriptor_config.beat_size = DMA_BEAT_SIZE_BYTE;
descriptor_config.src_increment_enable = false;
descriptor_config.block_transfer_count = DATA_LENGTH;
descriptor_config.destination_address = (uint32_t)read_buffer + DATA_LENGTH;
descriptor_config.source_address = (uint32_t)(i2c_slave_instance.hw->I2CS.DATA.reg);
```

8. Create the DMA transfer descriptor.

```c
dma_descriptor_create(descriptor, &descriptor_config);
```
9.3.3. Implementation

9.3.3.1. Code

Add to user application main():

```c
dma_start_transfer_job(&i2c_dma_resource);

while (true) {
    if (i2c_slave_dma_read_interrupt_status(&i2c_slave_instance) &
        SERCOM_I2CS_INTFLAG_AMATCH) {
        i2c_slave_dma_write_interrupt_status(&i2c_slave_instance,
            SERCOM_I2CS_INTFLAG_AMATCH);
    }
}
```

9.3.3.2. Workflow

1. Start to wait a packet from master.

```c
dma_start_transfer_job(&i2c_dma_resource);
```

2. Once data ready, clear the address match status.

```c
while (true) {
    if (i2c_slave_dma_read_interrupt_status(&i2c_slave_instance) &
        SERCOM_I2CS_INTFLAG_AMATCH) {
        i2c_slave_dma_write_interrupt_status(&i2c_slave_instance,
            SERCOM_I2CS_INTFLAG_AMATCH);
    }
}
```
## 10. Document Revision History

<table>
<thead>
<tr>
<th>Doc. Rev.</th>
<th>Date</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>42116E</td>
<td>12/2015</td>
<td>Added support for SAM L21/L22, SAM DA1, SAM D09, and SAM C21</td>
</tr>
<tr>
<td>42116C</td>
<td>01/2014</td>
<td>Added support for SAM D21</td>
</tr>
<tr>
<td>42116B</td>
<td>06/2013</td>
<td>Corrected documentation typos. Updated I²C Bus State Diagram.</td>
</tr>
<tr>
<td>42116A</td>
<td>06/2013</td>
<td>Initial release</td>
</tr>
</tbody>
</table>