LAN9512/LAN9512i

USB 2.0 Hub and 10/100 Ethernet Controller

PRODUCT FEATURES

Highlights
- Two downstream ports, one upstream port
  - Two integrated downstream USB 2.0 PHYs
  - One integrated upstream USB 2.0 PHY
- Integrated 10/100 Ethernet MAC with full-duplex support
- Integrated 10/100 Ethernet PHY with HP Auto-MDIX
- Implements Reduced Power Operating Modes
- Minimized BOM Cost
  - Single 25 MHz crystal (Eliminates cost of separate crystals for USB and Ethernet)
  - Built-in Power-On-Reset (POR) circuit (Eliminates requirement for external passive or active reset)

Target Applications
- Desktop PCs
- Notebook PCs
- Printers
- Game Consoles
- Embedded Systems
- Docking Stations

Key Features
- USB Hub
  - Fully compliant with Universal Serial Bus Specification Revision 2.0
  - HS (480 Mbps), FS (12 Mbps), and LS (1.5 Mbps) compatible
  - Two downstream ports, one upstream port
  - Port mapping and disable support
  - Port Swap: Programmable USB diff-pair pin location
  - PHY Boost: Programmable USB signal drive strength
  - Select presence of a permanently hardwired USB peripheral device on a port by port basis
  - Advanced power saving features
  - Downstream PHY goes into low power mode when port power to the port is disabled
  - Full Power Management with individual or ganged power control of each downstream port.
  - Integrated USB termination Pull-up/Pull-down resistors
  - Internal short circuit protection of USB differential signal pins

- High-Performance 10/100 Ethernet Controller
  - Fully compliant with IEEE802.3/802.3u
  - Integrated Ethernet MAC and PHY
  - 10BASE-T and 100BASE-TX support
  - Full- and half-duplex support with flow control
  - Preamble generation and removal
  - Automatic 32-bit CRC generation and checking
  - Automatic payload padding and pad removal
  - Loop-back modes
  - TCP/UDP checksum offload support
  - Flexible address filtering modes
    - One 48-bit perfect address
    - 64 hash-filtered multicast addresses
    - Pass all multicast
    - Promiscuous mode
    - Inverse filtering
    - Pass all incoming with status report
  - Wakeup packet support
  - Integrated Ethernet PHY
    - Auto-negotiation, HP Auto-MDIX
    - Automatic polarity detection and correction
    - Energy Detect
- Power and I/Os
  - Three PHY LEDs
  - Eight GPIOs
  - Supports bus-powered and self-powered operation
  - Internal 1.8v core supply regulator
  - External 3.3v I/O supply
- Miscellaneous features
  - Optional EEPROM
  - Optional 24MHz reference clock output for partner hub
  - IEEE 1149.1 (JTAG) Boundary Scan
- Software
  - Windows 2000/XP/Vista Driver
  - Linux Driver
  - Win CE Driver
  - MAC OS Driver
  - EEPROM Utility
- Packaging
  - 64-pin QFN, lead-free RoHS compliant
- Environmental
  - Commercial Temperature Range (0°C to +70°C)
  - Industrial Temperature Range (-40°C to +85°C)
  - ±8kV HBM without External Protection Devices
  - ±8kV contact mode (IEC61000-4-2)
  - ±15kV air-gap discharge mode (IEC61000-4-2)
Order Numbers:
LAN9512-JZX for 64-pin, QFN lead-free RoHS compliant package (0 to +70°C temp range)
LAN9512i-JZX for 64-pin, QFN lead-free RoHS compliant package (-40 to +85°C temp range)

This product meets the halogen maximum concentration values per IEC61249-2-21
For RoHS compliance and environmental information, please visit www.smsc.com/rohs
Overview

The LAN9512/LAN9512i is a high performance Hi-Speed USB 2.0 hub with a 10/100 Ethernet controller. With applications ranging from embedded systems, desktop PCs, notebook PCs, printers, game consoles, and docking stations, the LAN9512/LAN9512i is targeted as a high performance, low cost USB/Ethernet and USB/USB connectivity solution.

The LAN9512/LAN9512i contains an integrated USB 2.0 hub, two integrated downstream USB 2.0 PHYs, an integrated upstream USB 2.0 PHY, a 10/100 Ethernet PHY, a 10/100 Ethernet Controller, a TAP controller, and a EEPROM controller. A block diagram of the LAN9512/LAN9512i is provided in Figure 1.

The LAN9512/LAN9512i hub provides over 30 programmable features, including:

- **PortMap** (also referred to as port remap) which provides flexible port mapping and disabling sequences. The downstream ports of the LAN9512/LAN9512i hub can be reordered or disabled in any sequence to support multiple platform designs with minimum effort. For any port that is disabled, the LAN9512/LAN9512i automatically reorders the remaining ports to match the USB host controller’s port numbering scheme.

- **PortSwap** which adds per-port programmability to USB differential-pair pin locations. PortSwap allows direct alignment of USB signals (D+/D-) to connectors avoiding uneven trace length or crossing of the USB differential signals on the PCB.

- **PHYBoost** which enables four programmable levels of USB signal drive strength in USB port transceivers. PHYBoost attempts to restore USB signal integrity that has been compromised by system level variables such as poor PCB layout, long cables, etc.

![Figure 1 Internal Block Diagram](image-url)
**Table 1** LAN9512/LAN9512i 64-QFN Dimensions

<table>
<thead>
<tr>
<th>MIN</th>
<th>NOMINAL</th>
<th>MAX</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0.80</td>
<td>0.85</td>
<td>1.00</td>
</tr>
<tr>
<td>A1</td>
<td>0.00</td>
<td>0.02</td>
<td>0.05</td>
</tr>
<tr>
<td>A2</td>
<td>-</td>
<td>0.65</td>
<td>0.80</td>
</tr>
<tr>
<td>D/E</td>
<td>8.90</td>
<td>9.00</td>
<td>9.10</td>
</tr>
<tr>
<td>D1/E1</td>
<td>8.65</td>
<td>8.75</td>
<td>8.85</td>
</tr>
<tr>
<td>D2/E2</td>
<td>7.20</td>
<td>7.30</td>
<td>7.40</td>
</tr>
<tr>
<td>L</td>
<td>0.30</td>
<td>0.40</td>
<td>0.50</td>
</tr>
<tr>
<td>b</td>
<td>0.18</td>
<td>0.25</td>
<td>0.30</td>
</tr>
<tr>
<td>e</td>
<td>0.50</td>
<td></td>
<td>BSC</td>
</tr>
<tr>
<td>K</td>
<td>0.35</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

**Figure 2** LAN9512/LAN9512i 64-QFN Package Definition
**Notes:**

1. All dimensions are in millimeters unless otherwise noted.
2. Dimension "b" applies to plated terminals and is measured between 0.15 and 0.30 mm from the terminal tip.
3. Details of terminal #1 identifier are optional, but must be located within the area indicated. The terminal #1 identifier may be either a mold or marked feature.

---

**Figure 3 LAN9512/LAN9512i Recommended PCB Land Pattern**

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>GD/GE</td>
<td>7.93</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D2<em>E2</em></td>
<td>-</td>
<td>7.30</td>
<td>7.30</td>
</tr>
<tr>
<td>X</td>
<td>-</td>
<td>0.28</td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>-</td>
<td>-</td>
<td>0.69</td>
</tr>
<tr>
<td>e</td>
<td></td>
<td></td>
<td>0.50</td>
</tr>
</tbody>
</table>

THE USER MAY MODIFY THE PCB LAND PATTERN DIMENSIONS BASED ON THEIR EXPERIENCE AND/OR PROCESS CAPABILITY.

**RECOMMENDED PCB LAND PATTERN**