LAN9218i

High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX and Industrial Temperature Support

PRODUCT FEATURES

Highlights
- Optimized for the highest performance applications
- Efficient architecture with low CPU overhead
- Easily interfaces to most 32-bit and 16-bit embedded CPU’s
- Integrated PHY with HP Auto-MDIX support
- Supports audio & video streaming over Ethernet: multiple high-definition (HD) MPEG2 streams
- Compatible with other members of LAN9218 family

Target Applications
- Video distribution systems, multi-room PVR
- Cable, satellite, and IP set-top boxes
- Digital video recorders and DVD recorder/players
- Digital TV
- Digital media clients/servers and home gateways
- Video-over IP solutions, IP PBX & video phones
- Wireless routers & access points
- High-end audio distribution systems

Key Benefits
- Non-PCI Ethernet controller for the highest performance applications
  - Highest performing non-PCI Ethernet controller
  - 32-bit interface with fast bus cycle times
  - Burst-mode read support
- Eliminates dropped packets
  - Internal buffer memory can store over 200 packets
  - Automatic PAUSE and back-pressure flow control
- Minimizes CPU overhead
  - Supports Slave-DMA
  - Interrupt Pin with Programmable Hold-off timer
- Reduces system cost and increases design flexibility
- SRAM-like interface easily interfaces to most embedded CPU’s or SoC’s
- Reduced Power Modes
  - Numerous power management modes
  - Wake on LAN*
  - Magic packet wakeup*
  - Wakeup indicator event signal
  - Link Status Change
- Single chip Ethernet controller
  - Fully compliant with IEEE 802.3/802.3u standards
  - Integrated Ethernet MAC and PHY
  - 10BASE-T and 100BASE-TX support
  - Full- and Half-duplex support
  - Full-duplex flow control
  - Backpressure for half-duplex flow control
  - Preamble generation and removal
  - Automatic 32-bit CRC generation and checking
  - Automatic payload padding and pad removal
  - Loop-back modes
- Flexible address filtering modes
  - One 48-bit perfect address
  - 64 hash-filtered multicast addresses
  - Pass all multicast
  - Promiscuous mode
  - Inverse filtering
  - Pass all incoming with status report
  - Disable reception of broadcast packets
- Integrated 10/100 Ethernet PHY
  - Supports HP Auto-MDIX
  - Auto-negotiation
  - Supports energy-detect power down
- Host bus interface
  - Simple, SRAM-like interface
  - 32 or 16-bit data bus
  - 16Kbyte FIFO with flexible TX/RX allocation
  - One configurable host interrupt
- Miscellaneous features
  - Low-profile 100-pin TQFP, lead-free RoHS Compliant package
  - Integrated 1.8V regulator
  - General Purpose Timer
  - Optional EEPROM interface
  - Support for 3 status LEDs multiplexed with Programmable GPIO signals
- Single 3.3V Power Supply with 5V tolerant I/O
- -40°C to +85°C Industrial Temperature Support

* Third-party brands and names are the property of their respective owners.
Order Number(s):
LAN9218i-MT for 100-pin, TQFP Lead-free RoHS Compliant package with E3 Finish (Matte Tin) (-40 to +85°C Temp Range)

This product meets the halogen maximum concentration values per IEC61249-2-21

For RoHS compliance and environmental information, please visit www.smsc.com/rohs
General Description

The LAN9218i is a full-featured, single-chip 10/100 Ethernet controller designed for embedded applications where performance, flexibility, ease of integration and system cost control are required. The LAN9218i has been specifically architected to provide the highest performance possible for any given architecture. The LAN9218i is fully IEEE 802.3 10BASE-T and 802.3u 100BASE-TX compliant, and supports HP Auto-MDIX.

The LAN9218i includes an integrated Ethernet MAC and PHY with a high-performance SRAM-like slave interface. The simple, yet highly functional host bus interface provides a glue-less connection to most common 16-bit and 32-bit microprocessors and microcontrollers. The LAN9218i includes large transmit and receive data FIFOs with a high-speed host bus interface to accommodate high bandwidth, high latency applications. In addition, the LAN9218i memory buffer architecture allows highly efficient use of memory resources by optimizing packet granularity.

Applications

The LAN9218i is well suited for many high performance embedded applications, including:

- High-end cable, satellite and IP set-top boxes
- Video distribution systems
- Multi-room PVR (Personal Video Recorder)
- Digital video recorders
- High-definition televisions
- Digital media clients/servers
- Home gateways

The LAN9218i also supports features which reduce or eliminate packet loss. Its internal 16-KByte SRAM can hold over 200 received packets. If the receive FIFO gets too full, the LAN9218i can automatically generate flow control packets to the remote node, or assert back-pressure on the remote node by generating network collisions.

The LAN9218i supports numerous power management and wakeup features. The LAN9218i can be placed in a reduced power mode and can be programmed to issue an external wake signal via several methods, including “Magic Packet”, “Wake on LAN” and “Link Status Change”. This signal is ideal for triggering system power-up using remote Ethernet wakeup events. The device can be removed from the low power state via a host processor command.
Block Diagram

Figure 1 System Block Diagram
Package Outline

100-TQFP Package

![100-Pin TQFP Package Definition](image)

Table 1 100-Pin TQFP Package Parameters

<table>
<thead>
<tr>
<th>MIN</th>
<th>NOMINAL</th>
<th>MAX</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>~</td>
<td>1.60</td>
<td>Overall Package Height</td>
</tr>
<tr>
<td>A1</td>
<td>0.05</td>
<td>0.15</td>
<td>Standoff</td>
</tr>
<tr>
<td>A2</td>
<td>1.35</td>
<td>1.45</td>
<td>Body Thickness</td>
</tr>
<tr>
<td>D</td>
<td>15.80</td>
<td>16.20</td>
<td>X Span</td>
</tr>
<tr>
<td>D1</td>
<td>13.90</td>
<td>14.10</td>
<td>X body Size</td>
</tr>
<tr>
<td>E</td>
<td>15.80</td>
<td>16.20</td>
<td>Y Span</td>
</tr>
<tr>
<td>E1</td>
<td>13.90</td>
<td>14.10</td>
<td>Y body Size</td>
</tr>
<tr>
<td>H</td>
<td>0.09</td>
<td>0.20</td>
<td>Lead Frame Thickness</td>
</tr>
<tr>
<td>L</td>
<td>0.45</td>
<td>0.75</td>
<td>Lead Foot Length</td>
</tr>
<tr>
<td>L1</td>
<td>~</td>
<td>1.00</td>
<td>Lead Length</td>
</tr>
<tr>
<td>e</td>
<td>~</td>
<td>0.50</td>
<td>Lead Pitch</td>
</tr>
<tr>
<td>q</td>
<td>0°</td>
<td>7°</td>
<td>Lead Foot Angle</td>
</tr>
<tr>
<td>W</td>
<td>0.17</td>
<td>0.27</td>
<td>Lead Width</td>
</tr>
<tr>
<td>R1</td>
<td>0.08</td>
<td>~</td>
<td>Lead Shoulder Radius</td>
</tr>
<tr>
<td>R2</td>
<td>0.08</td>
<td>0.20</td>
<td>Lead Foot Radius</td>
</tr>
<tr>
<td>ccc</td>
<td>~</td>
<td>0.08</td>
<td>Coplanarity</td>
</tr>
</tbody>
</table>

Notes:
1. Controlling Unit: millimeter.
2. Tolerance on the true position of the leads is ± 0.04 mm maximum.
3. Package body dimensions D1 and E1 do not include the mold protrusion.
   Maximum mold protrusion is 0.25 mm.
4. Dimension for foot length L measured at the gauge plane 0.25 mm above the seating plane.
5. Details of pin 1 identifier are optional but must be located within the zone indicated.