The PIC18F47J53 Family devices that you have received conform functionally to the current Device Data Sheet (DS39964B), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC18F47J53 Family silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (A1).

Data Sheet clarifications and corrections start on page 6, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip’s programmers, debuggers, and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with MPLAB ICD 2 or PICkit™ 3:

1. Using the appropriate interface, connect the device to the MPLAB ICD 2 programmer/debugger or PICkit™ 3.
2. From the main menu in MPLAB IDE, select Configure>Select Device, and then select the target part number in the dialog box.
3. Select the MPLAB hardware tool (Debugger>Select Tool).
4. Perform a “Connect” operation to the device (Debugger>Connect). Depending on the development tool used, the part number and Device Revision ID value appear in the Output window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC18F47J53 Family silicon revisions are shown in Table 1.

### TABLE 1: SILICON DEVREV VALUES

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Device ID(1)</th>
<th>Revision ID for Silicon Revision(2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PIC18F47J53</td>
<td>2C7h</td>
<td>A1</td>
</tr>
<tr>
<td>PIC18F46J53</td>
<td>2C5h</td>
<td></td>
</tr>
<tr>
<td>PIC18F27J53</td>
<td>2C3h</td>
<td>01h</td>
</tr>
<tr>
<td>PIC18F26J53</td>
<td>2C1h</td>
<td></td>
</tr>
<tr>
<td>PIC18LF47J53</td>
<td>2D7h</td>
<td></td>
</tr>
<tr>
<td>PIC18LF46J53</td>
<td>2D5h</td>
<td></td>
</tr>
<tr>
<td>PIC18LF27J53</td>
<td>2D3h</td>
<td></td>
</tr>
<tr>
<td>PIC18LF26J53</td>
<td>2D1h</td>
<td></td>
</tr>
</tbody>
</table>

Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format “DEVID DEVREV”.

2: Refer to the “PIC18F2KJXX/4XJXX Family Flash Microcontroller Programming Specification” (DS39687) for detailed information on Device and Revision IDs for your specific device.
### TABLE 2: SILICON ISSUE SUMMARY

<table>
<thead>
<tr>
<th>Module</th>
<th>Feature</th>
<th>Item Number</th>
<th>Issue Summary</th>
<th>Affected Revisions(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTMU</td>
<td>Constant Current Source</td>
<td>1.</td>
<td>Band gap must be manually enabled before using the CTMU.</td>
<td>X</td>
</tr>
<tr>
<td>Oscillator Configurations</td>
<td>PLL</td>
<td>2.</td>
<td>PLL can not be enabled unless the 8 or 4 MHz INTOSC option is set.</td>
<td>X</td>
</tr>
<tr>
<td>ADC</td>
<td>A/D</td>
<td>3.</td>
<td>ANx pin may output a pull-up pulse during acquisition.</td>
<td>X</td>
</tr>
<tr>
<td>EUSART</td>
<td>Receive Baud Rate</td>
<td>4.</td>
<td>Receive and transmit baud rates differ due to different clock sources.</td>
<td>X</td>
</tr>
<tr>
<td>MSSP</td>
<td>I²C™ Mode</td>
<td>5.</td>
<td>If a Stop condition occurs in the middle of an address or data reception, there will be issues with the SCL clock stream and RCEN bit.</td>
<td>X</td>
</tr>
<tr>
<td>MSSP</td>
<td>I²C Slave Reception</td>
<td>6.</td>
<td>In I²C slave reception, the module may have problems receiving correct data.</td>
<td>X</td>
</tr>
<tr>
<td>EUSART</td>
<td>Enable/Disable</td>
<td>7.</td>
<td>If interrupts are enabled, disabling and re-enabling the module requires a 2 TCY delay.</td>
<td>X</td>
</tr>
</tbody>
</table>

**Note 1:** Only those issues indicated in the last column apply to the current silicon revision.
Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A1).

1. Module: Charge Time Measurement Unit (CTMU)

When using the CTMU, the constant current source may not output if the internal band gap reference is not enabled.

Work around
Before using the CTMU, the internal band gap reference module should be manually enabled by setting the VBGEN bit to '1' (ANCON1<7> = 1).

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A1</th>
<th>X</th>
</tr>
</thead>
</table>

2. Module: Phase Locked Loop (PLL)

When OSCCON<6:4> are configured to settings other than a 4 MHz or 8 MHz INTOSC postscaler, the PLLEN bit (OSCTUNE<6>) is forced to '0', even if firmware tries to set the PLLEN bit. This may prevent firmware from enabling the PLL.

Work around
Before attempting to set the PLLEN bit, configure OSCCON<6:4> to '0b110' or '0b111' to select the 4 MHz or 8 MHz INTOSC postscaler.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A1</th>
<th>X</th>
</tr>
</thead>
</table>

3. Module: Analog-to-Digital Converter (ADC)

At the beginning of sample acquisition, one or more small pull-up pulses (approximately 25 ns long) may output to the currently selected ANx analog channel. These pulses can lead to a positive offset error when the analog signal voltage is near Vss and the external analog signal driver is unable to dissipate the added pull-up voltage before the A/D conversion occurs.

Work around
Do one or more of the following:

- Use the "0 TAD" A/D acquisition time setting to start the next sample acquisition period immediately following an A/D conversion completion.
  This allows the external analog signal driver more time to dissipate the pull-up pulses that occur when the sample acquisition is started.
- Use a longer A/D acquisition time setting to provide time for the external analog signal driver to dissipate the pull-up pulse voltage.
- Use low-impedance, active analog signal drivers to reduce the time needed to dissipate the pull-up pulse voltage.
- Experiment with external filter capacitor values to avoid allowing the pull-up voltage offset to affect the final voltage that gets converted.

Small filter capacitor values (or none at all) will allow time for the external analog signal driver to dissipate the pull-up voltage quickly. Alternately, large filter capacitor values will prevent the short pull-up pulses from increasing the final voltage enough to cause an A/D conversion error.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A1</th>
<th>X</th>
</tr>
</thead>
</table>
4. Module: EUSART (Receive Baud Rate)

The EUSART may transmit and receive at different baud rates under the following circumstances:

- a system clock source other than the Secondary Oscillator has been selected, and
- a CPU clock divider (CPDIV<1:0>, CONFIG1H<1:0>) other than 1:1 has been programmed.

This is because the receive baud rate clock source is generated from a point prior to the CPU prescaler, while the rest of the logic is clocked at the system clock frequency (following the prescaler).

Work around

Several workarounds are presented; others may be available.

- If possible, use only a CPU divider of 1:1 (CPDIV<1:0> = 11).
- If the EUSART is being used to receive data only, calculate the baud rate on the predivided clock frequency. For example, if the system clock frequency is 8 MHz and a CPU divider setting of 2 is being used, use a clock frequency of 16 MHz to calculate baud rate.
- Use two USART modules for communication: one to transmit data, and one to receive. Calculate the baud rate for the receive USART as described in the previous workaround. Calculate the transmit baud rate normally using the actual (post-divider) clock speed.

5. Module: Master Synchronous Serial Port

In Master \(^2\text{C}\) Receive mode, if a Stop condition occurs in the middle of an address or data reception, the SCL clock stream will continue endlessly and the RCEN bit of the SSPxCON2 register will remain set improperly. When a Start condition occurs after the improper Stop condition, nine additional clocks will be generated followed by the RCEN bit going low.

Work around

Use low-impedance pull-ups on the SDA line to reduce the possibility of noise glitches that may trigger an improper Stop event. Use a timeout event timer to detect the unexpected Stop condition, and subsequently, the stuck RCEN bit. Clear the stuck RCEN bit by clearing the SSPEN bit of SSPxCON1.

6. Module: Master Synchronous Serial Port (MSSP)

When configured for \(^2\text{C}\)™ slave reception, the MSSP module may not receive the correct data, in extremely rare cases. This occurs only if the Serial Receive/Transmit Buffer register (SSPxBUF) is not read after the SSP1IF interrupt (PIR1<3>) has occurred, but before the first rising clock edge of the next byte being received.

Work around

The issue can be resolved in either of these ways:

- Prior to the \(^2\text{C}\) slave reception, enable the clock stretching feature. This is done by setting the SEN bit (SSPxCON2<0>).
- Each time the SSPxIF is set, read the SSPxBUF before the first rising clock edge of the next byte being received.
7. Module: Enhanced Universal
Synchronous Asynchronous
Receiver Transmitter (EUSART)

In rare situations when interrupts are enabled, unexpected results may occur if:

- The EUSART is disabled (SPEN bit (RCSTAx<7>) = 0)
- The EUSART is re-enabled (RCSTAx<7> = 1)
- A two-cycle instruction is executed immediately after setting SPEN, CREN or TXEN = 1

**Work around**

Add a 2 Tcy delay after any instruction that re-enables the EUSART module (sets SPEN, CREN or TXEN = 1).

See Example 1.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A1</th>
<th>X</th>
</tr>
</thead>
</table>

**EXAMPLE 1: RE-ENABLING AN EUSART MODULE**

;Initial conditions: SPEN = 0 (module disabled)
;To re-enable the module:
;Re-Initialize TXSTAx, BAUDCONx, SPBRGx, SPBRGHx registers (if needed)
;Re-Initialize RCSTAx register (if needed), but do not set SPEN = 1 yet

;Now enable the module, but add a 2-Tcy delay before executing any two-cycle instructions

bsf     RCSTA1, SPEN    ;or RCSTA2 if EUSART2
nop     ;1 Tcy delay
nop     ;1 Tcy delay (two total)
Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS39964B):

Note: Corrections are shown in bold. Where possible, the original bold text formatting has been removed for clarity.

1. Module: Guidelines for Getting Started with PIC18FJ Microcontrollers

Section 2.4 “Voltage Regulator Pins (V CAP/ VDDCORE)” has been replaced with a new and more detailed section. The entire text follows:

2.4 Voltage Regulator Pins (V CAP/ VDDCORE)

On “F” devices, a low-ESR (< 5Ω) capacitor is required on the V CAP/VDDCORE pin to stabilize the voltage regulator output voltage. The V CAP/VDDCORE pin must not be connected to V DD and must use a capacitor of 10 μF connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in Table 2-1. Capacitors with equivalent specification can be used.

Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to Section 31.0 “Electrical Characteristics” for additional information.

FIGURE 2-3 FREQUENCY vs. ESR PERFORMANCE FOR SUGGESTED V CAP

![Graph showing frequency vs. ESR performance for suggested VCAP]

Note: Typical data measurement at 25°C, 0V DC bias.

TABLE 2-1 SUITABLE CAPACITOR EQUIVALENTS

<table>
<thead>
<tr>
<th>Make</th>
<th>Part #</th>
<th>Nominal Capacitance</th>
<th>Base Tolerance</th>
<th>Rated Voltage</th>
<th>Temp. Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>TDK</td>
<td>C3216X7R1C106K</td>
<td>10 μF</td>
<td>±10%</td>
<td>16V</td>
<td>-55 to 125°C</td>
</tr>
<tr>
<td>TDK</td>
<td>C3216X5R1C106K</td>
<td>10 μF</td>
<td>±10%</td>
<td>16V</td>
<td>-55 to 85°C</td>
</tr>
<tr>
<td>Panasonic</td>
<td>ECJ-3YX1C106K</td>
<td>10 μF</td>
<td>±10%</td>
<td>16V</td>
<td>-55 to 125°C</td>
</tr>
<tr>
<td>Panasonic</td>
<td>ECJ-4YB1C106K</td>
<td>10 μF</td>
<td>±10%</td>
<td>16V</td>
<td>-55 to 85°C</td>
</tr>
<tr>
<td>Murata</td>
<td>GRM32DR71C106KA01L</td>
<td>10 μF</td>
<td>±10%</td>
<td>16V</td>
<td>-55 to 125°C</td>
</tr>
<tr>
<td>Murata</td>
<td>GRM31CR61C106KC31L</td>
<td>10 μF</td>
<td>±10%</td>
<td>16V</td>
<td>-55 to 85°C</td>
</tr>
</tbody>
</table>

On “LF” devices, the V CAP/VDDCORE pin must be tied to a voltage supply at the VDDCORE level. Refer to Section 31.0 “Electrical Characteristics” for information on V DD and VDDCORE.

Note that the “LF” versions of these devices are provided with the voltage regulator permanently disabled; they must always be provided with a supply voltage on the VDDCORE pin.
2.4.1 CONSIDERATIONS FOR CERAMIC CAPACITORS

In recent years, large value, low-voltage, surface mount ceramic capacitors have become very cost effective in sizes up to a few tens of microfarad. The low-ESR, small physical size and other properties make ceramic capacitors very attractive in many types of applications.

Ceramic capacitors are suitable for use with the internal voltage regulator of this microcontroller. However, some care is needed in selecting the capacitor to ensure that it maintains sufficient capacitance over the intended operating range of the application.

Typical low-cost, 10 µF ceramic capacitors are available in X5R, X7R and Y5V dielectric ratings (other types are also available, but are less common). The initial tolerance specifications for these types of capacitors are often specified as ±10% to ±20% (X5R and X7R), or -20% to +80% (Y5V). However, the effective capacitance that these capacitors provide in an application circuit will also vary based on additional factors, such as the applied DC bias voltage and the temperature. The total in-circuit tolerance is, therefore, much wider than the initial tolerance specification.

The X5R and X7R capacitors typically exhibit satisfactory temperature stability (ex: ±15% over a wide temperature range, but consult the manufacturer’s data sheets for exact specifications). However, Y5V capacitors typically have extreme temperature tolerance specifications of +22% to -82%. Due to the extreme temperature tolerance, a 10 µF nominal rated Y5V type capacitor may not deliver enough total capacitance to meet minimum internal voltage regulator stability and transient response requirements. Therefore, Y5V capacitors are not recommended for use with the internal voltage regulator if the application must operate over a wide temperature range.

In addition to temperature tolerance, the effective capacitance of large value ceramic capacitors can vary substantially, based on the amount of DC voltage applied to the capacitor. This effect can be very significant, but is often overlooked or is not always documented.

A typical DC bias voltage vs. capacitance graph for 16V, 10V and 6.3V rated capacitors is shown in Figure 2-4.

FIGURE 2-4 DC BIAS VOLTAGE vs. CAPACITANCE CHARACTERISTICS

When selecting a ceramic capacitor to be used with the internal voltage regulator, it is suggested to select a high-voltage rating, so that the operating voltage is a small percentage of the maximum rated capacitor voltage. For example, choose a ceramic capacitor rated at 16V for the 2.5V core voltage. Suggested capacitors are shown in Table 2-1.

2. Module: Reset

Table 5-2 incorrectly defines the SSP2STAT Reset state as '1111 1111'. The correct Reset state of the SSP2STAT is '0000 0000'.

This correction also applies to all other occurrences of this value throughout the device data sheet, including:

- Table 6-4: Register File Summary (PIC18F47J53)
- Register 20-1: SSPxSTAT: MSSPx Status Register (SPI Mode) (Access 1, FC7h; 2, F73h; 2 F73h)
- Register 20-5: SSPxSTAT: MSSPx Status Register (I2C™ Mode) (1, Access FC7h; 2, F73h)

3. Module: Device Overview

Figures 1-1 and 1-2 incorrectly denote the program memory size as being 16 Kbytes to 64 Kbytes. The correct program memory size is 64 Kbytes to 128 Kbytes.
4. Module: Electrical Characteristics

The D060, D061 and D063 rows in Section 31.3 DC Characteristics: PIC18F47J53 Family (Industrial), on page 527, have been pulled out of the table and placed into Table 31-1. The new table, with updated content, is shown below:

**TABLE 31-1  DC CHARACTERISTICS: PIC18F47J53 FAMILY (INDUSTRIAL)**

<table>
<thead>
<tr>
<th>Param No.</th>
<th>Symbol</th>
<th>Characteristic</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Temp.</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>D060</td>
<td>IIL</td>
<td>Input Leakage Current)$^{(1,2)}$</td>
<td>±5</td>
<td>±200</td>
<td>nA</td>
<td>±25°C</td>
<td>VSS ≤ VPIN ≤ VDD, Pin at high-impedance</td>
</tr>
<tr>
<td></td>
<td></td>
<td>I/O Ports without 5.5V Tolerance</td>
<td>±15</td>
<td>±500</td>
<td>nA</td>
<td>+85°C</td>
<td></td>
</tr>
<tr>
<td>D061</td>
<td></td>
<td>I/O Ports with 5.5V Tolerance</td>
<td>±5</td>
<td>±200</td>
<td>nA</td>
<td>±25°C</td>
<td>VSS ≤ VPIN ≤ 5.5V, Pin at high-impedance</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>±15</td>
<td>±500</td>
<td>nA</td>
<td>+85°C</td>
<td></td>
</tr>
<tr>
<td>D062</td>
<td>D+/D-</td>
<td>MCLR</td>
<td>±5</td>
<td>±200</td>
<td>nA</td>
<td>±25°C</td>
<td>VSS ≤ VPIN ≤ VDD</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>±15</td>
<td>±500</td>
<td>nA</td>
<td>+85°C</td>
<td></td>
</tr>
<tr>
<td>D063</td>
<td>OSC1</td>
<td>D+/D-</td>
<td>±5</td>
<td>±200</td>
<td>nA</td>
<td>±25°C</td>
<td>VSS ≤ VPIN ≤ VDD</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>±15</td>
<td>±500</td>
<td>nA</td>
<td>+85°C</td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

**Note 2:** Negative current is defined as current sourced by the pin.
5. Module: Electrical Characteristics

Table 31-7 has been corrected and changes are shown in bold below:

**TABLE 31-7 USB MODULE SPECIFICATIONS**

<table>
<thead>
<tr>
<th>Param No.</th>
<th>Sym</th>
<th>Characteristics</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>D313</td>
<td>VUSB</td>
<td>USB Voltage</td>
<td>3.0</td>
<td></td>
<td>3.6</td>
<td>V</td>
<td>Voltage on VUSB pin must be in this range for proper USB operation</td>
</tr>
<tr>
<td>D314</td>
<td>IIL</td>
<td>Input Leakage on D+ or D-</td>
<td>—</td>
<td>±0.75</td>
<td>±0.5</td>
<td>µA</td>
<td>VSS ≤ VPIN ≤ VUSB</td>
</tr>
<tr>
<td>D315</td>
<td>VIUSB</td>
<td>Input Low Voltage for USB Buffer</td>
<td>—</td>
<td></td>
<td>0.8</td>
<td>V</td>
<td>For VUSB range</td>
</tr>
<tr>
<td>D316</td>
<td>VIHUSB</td>
<td>Input High Voltage for USB Buffer</td>
<td>2.0</td>
<td></td>
<td></td>
<td>V</td>
<td>For VUSB range</td>
</tr>
<tr>
<td>D318</td>
<td>VDIFS</td>
<td>Differential Input Sensitivity</td>
<td>—</td>
<td></td>
<td>0.2</td>
<td>V</td>
<td>The difference between D+ and D- must exceed this value while VCM is met</td>
</tr>
<tr>
<td>D319</td>
<td>VCM</td>
<td>Differential Common Mode Range</td>
<td>0.8</td>
<td></td>
<td>2.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>D320</td>
<td>ZOUT</td>
<td>Driver Output Impedance(1)</td>
<td>28</td>
<td></td>
<td>44</td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td>D321</td>
<td>VOL</td>
<td>Voltage Output Low</td>
<td>0.0</td>
<td></td>
<td>0.3</td>
<td>V</td>
<td>1.5 kΩ load connected to 3.6V</td>
</tr>
<tr>
<td>D322</td>
<td>VOH</td>
<td>Voltage Output High</td>
<td>2.8</td>
<td></td>
<td>3.6</td>
<td>V</td>
<td>1.5 kΩ load connected to ground</td>
</tr>
</tbody>
</table>

**Note 1:** The D+ and D- signal lines have built-in impedance matching resistors. No external resistors, capacitors or magnetic components are necessary on the D+/D- signal paths between the PIC18F47J53 family device and a USB cable.
APPENDIX A: DOCUMENT

REVISION HISTORY

Initial release of this document, issued for revision A1 silicon. Added silicon issues 1 (Charge Time Measurement Unit – CTMU), 2 (Phase Locked Loop – PLL), 3 (Analog-to-Digital Converter – ADC), 4 (EUSART – Receive Baud Rate), 5 (MSSP – I₂C Modes), 6 (I₂C Slave Reception) and 7 (EUSART – Enable/Disable). No data sheet clarifications.

Rev B Document 10/2010
Added data sheet clarification issues 1 (Guidelines For Getting Started with PIC18FJ Microcontrollers), 2 (Reset) and 3 (Device Overview).

Rev C Document 12/2010
Added data sheet clarification issues 4-5 (Electrical Characteristics).
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Trademark

The Microchip name and logo, the Microchip logo, dsPIC, KEELOG, KEELOG logo, MPLAB, PIC, PICmicro, PICSTART, PIC® logo, rPIC and Uni/I/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, Hi-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICKit, PICtail, REAL ICE, rILAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-728-6

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KeeLoq® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
## AMERICAS
Corporate Office  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
http://support.microchip.com
Web Address:  
www.microchip.com

### Atlanta
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

### Boston
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

### Chicago
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

### Cleveland
Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

### Dallas
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

### Detroit
Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260

### Kokomo
Kokomo, IN  
Tel: 765-864-8360  
Fax: 765-864-8387

### Los Angeles
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

### Santa Clara
Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445

### Toronto
Mississauga, Ontario, Canada  
Tel: 905-673-0699  
Fax: 905-673-6509

## ASIA/PACIFIC

### Asia Pacific Office
Suits 3707-14, 37th Floor 
Tower 6, The Gateway 
Harbour City, Kowloon 
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

### Australia - Sydney
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

### China - Beijing  
Tel: 86-10-8528-2100  
Fax: 86-10-8528-2104

### China - Chengdu  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

### China - Chongqing  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

### China - Hong Kong SAR  
Tel: 852-2401-1200  
Fax: 852-2401-3431

### China - Nanjing  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

### China - Qingdao  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

### China - Shanghai  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

### China - Shenyang  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

### China - Shenzhen  
Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760

### China - Wuhan  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

### China - Xi'an  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

### China - Xiamen  
Tel: 86-592-2388138  
Fax: 86-592-2388130

### China - Zhuhai  
Tel: 86-756-3210040  
Fax: 86-756-3210049

## ASIA/PACIFIC

### India - Bangalore  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

### India - New Delhi  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

### India - Pune  
Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513

### Japan - Yokohama  
Tel: 81-45-471-6166  
Fax: 81-45-471-6122

### Korea - Daegu  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

### Korea - Seoul  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or 82-2-558-5934

### Korea - Daegu  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

### Korea - Daegu  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or 82-2-558-5934

### Malaysia - Kuala Lumpur  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

### Malaysia - Penang  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068

### Philippines - Manila  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

### Singapore  
Tel: 65-6334-8870  
Fax: 65-6334-8850

### Taiwan - Hsin Chu  
Tel: 886-3-6578-300  
Fax: 886-3-6578-370

### Taiwan - Kaohsiung  
Tel: 886-7-213-7830  
Fax: 886-7-330-9305

### Taiwan - Taipei  
Tel: 886-2-2500-6610  
Fax: 886-2-2508-0102

### Thailand - Bangkok  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

## EUROPE

### Austria - Wels  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

### Denmark - Copenhagen  
Tel: 45-4450-2828  
Fax: 45-4485-2829

### France - Paris  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

### Germany - Munich  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

### Italy - Milan  
Tel: 39-0331-742611  
Fax: 39-0331-466781

### Netherlands - Drunen  
Tel: 31-416-690399  
Fax: 31-416-690340

### Spain - Madrid  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

### UK - Wokingham  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820

---

08/04/10