The PIC18F2331/2431/4331/4431 parts you have received conform functionally to the Device Data Sheet (DS39616), except for the anomalies described below. Any Data Sheet Clarification issues related to the PIC18F2331/2431/4331/4431 will be reported in a separate Data Sheet errata. Please check the Microchip web site for any existing issues.

All the issues listed here will be addressed in future revisions of the PIC18F2331/2431/4331/4431 silicon. The following silicon errata apply only to PIC18F2331/2431/4331/4431 devices with these Device/Revision IDs:

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Device ID</th>
<th>Revision ID</th>
</tr>
</thead>
<tbody>
<tr>
<td>PIC18F2331</td>
<td>00 1000 111</td>
<td>00001</td>
</tr>
<tr>
<td>PIC18F2431</td>
<td>00 1000 110</td>
<td>00001</td>
</tr>
<tr>
<td>PIC18F4331</td>
<td>00 1000 101</td>
<td>00001</td>
</tr>
<tr>
<td>PIC18F4431</td>
<td>00 1000 100</td>
<td>00001</td>
</tr>
</tbody>
</table>

The Device IDs (DEVID1 and DEVID2) are located at addresses 3FFFFEh:3FFFFFh in the device’s configuration space. They are shown in hexadecimal in the format “DEVID2 DEVID1”.

1. **Module: Timer5**

   In Debug mode (using the MPLAB® ICD 2), if “Freeze on Halt” is selected (an option in the MPLAB ICD 2 settings under the Program tab), TMR5L will not increment properly when single stepping if the prescaler is not set to 1:1.

   **Work around**

   None. Use in Debug mode only with the 1:1 prescaler.

   **Date Codes that pertain to this issue:**

   All engineering and production devices.

2. **Module: In-Circuit Serial Programming™ (ICSP™)**

   A small number of parts may be difficult to program successfully at certain voltages using the MPLAB® ICD 2.

   **Work around**

   If such a part is encountered, attempt to program several times. If unsuccessful, adjust VDD up or down slightly, within the operating range of the device. If this is not possible, then try another part.

   **Date Codes that pertain to this issue:**

   All engineering and production devices.

3. **Module: PCPWM**

   When the PCPWM is operated in Complementary mode with a non-zero dead-time value and the duty cycle results in an active-low time of less than 1 TCy, the PWM generator will miss the rising edge for a new PWM period and the PWM output will alternate between one PWM period high and one PWM period low.

   **Work around**

   When in Complementary mode with a non-zero dead-time value, ensure that the active-low time will always be greater than 1 TCy. In other words, when dead-time is not equal to zero, ensure that:

   \[
   PDCH:PDCL < (4 * (PTPERH:PTPERL))
   \]

   or

   \[
   PDCH:PDCL > (4 * (PTPERH:PTPERL + 1))
   \]

   **Date Codes that pertain to this issue:**

   All engineering and production devices.
4. **Module: PCPWM**

When the PCPWM is operated in Center-Aligned mode with double updates and the duty cycle alternates on each update between a zero and non-zero value, an incorrect waveform is generated (the PWM output will alternate between one PWM period high and one PWM period low). If in Complementary mode, dead time will not be inserted properly.

**Work around**

Do not use zero duty cycle when in Center-Aligned mode with double updates. Instead of zero, set the duty cycle to a small, non-zero value.

**Date Codes that pertain to this issue:**
All engineering and production devices.

5. **Module: PCPWM**

When the PCPWM is operated in Center-Aligned mode with double updates and the duty cycle alternates on each update between a greater than 100% duty cycle and a non-zero value, an incorrect waveform is generated.

**Work around**

Do not use equal to or greater than 100% duty cycle when in Center-Aligned mode with double updates. Ensure that the maximum duty cycle value is always smaller than or equal to the PWM period, i.e., PDCH:PDCL ≤ (4 * (PTPERH:PTPERL)).

**Date Codes that pertain to this issue:**
All engineering and production devices.

6. **Module: PCPWM**

If dead-time insertion is enabled and it is a non-zero value, glitches in the PWM output will occur under the following conditions:

1. When the PWM Timer is stopped by clearing the PTEN bit.
2. When the duty cycle is changed to zero.

**Work around**

1. Before disabling the PWM timer, ensure that PORTB is set up to maintain a safe state of external hardware and that TRISB is set up to define the pins as outputs.
2. Do not use zero duty cycle when dead-time insertion is enabled. Instead of zero, set the duty cycle to a small, non-zero value (such as '1').

**Date Codes that pertain to this issue:**
All engineering and production devices.

7. **Module: PCPWM**

The PTMRH register will read as ‘00’ or the last value written to it, even though the upper four bits of the PWM timer may be different. Writing to PTMRH will effect the upper four bits of the PWM timer when PTMRL is subsequently written. Although the PWM timer operates correctly, the double-buffer circuit does not transfer data to the PTMRH register from the upper four bits of the PWM timer.

**Work around**

PWM operation is not affected. Do not attempt to read PTMRH.

**Date Codes that pertain to this issue:**
All engineering and production devices.

8. **Module: PCPWM**

In Complementary mode with dead-time insertion, when using OVDCOND and OVDCONS to override the PWM outputs, dead time is not inserted correctly when the dead-time prescaler is Fosc/4, Fosc/8 or Fosc/16.

**Work around**

None. Use dead-time prescaler of Fosc/2 in these circumstances.

**Date Codes that pertain to this issue:**
All engineering and production devices.

9. **Module: Data EEPROM**

When writing to the data EEPROM, the contents of the data EEPROM memory may not be written as expected if the internal voltage reference is not enabled.

**Work around**

Either of two work arounds can be used:

1. Before beginning any writes to the data EEPROM, enable the LVD (any voltage) and wait for the internal voltage reference to become stable. LVD interrupt requests may be ignored. Once the LVD voltage reference is stable, perform all EEPROM writes normally. When writes have been completed, the LVD may be disabled.
2. Configure the BOR as enabled (any voltage). Select a threshold below VDD to allow normal operation. If VDD is below the BOR threshold, the device will be held in Brown-out Reset.
10. Module: Program Memory

When writing to the program memory, the contents of the program memory may not be written as expected if the internal voltage reference is not enabled.

**Work around**

Either of two workarounds can be used:

1. Before beginning any writes to the program memory, enable the LVD (any voltage) and wait for the internal voltage reference to become stable. LVD interrupt requests may be ignored. Once the LVD voltage reference is stable, perform all program memory writes normally. When writes have been completed, the LVD may be disabled.

2. Configure the BOR as enabled (any voltage). Select a threshold below VDD to allow normal operation. If VDD is below the BOR threshold, the device will be held in BOR Reset.

**Date Codes that pertain to this issue:**

All engineering and production devices.

11. Module: Core (DAW Instruction)

The DAW instruction may improperly clear the Carry bit (Status<0>) when executed.

**Work around**

Test the Carry bit state before executing the DAW instruction. If the Carry bit is set, increment the next higher byte to be added, using an instruction such as INCFSZ (this instruction does not affect any Status flags and will not overflow a BCD nibble). After the DAW instruction has been executed, process the Carry bit normally (see Example 1).

**EXAMPLE 1: PROCESSING THE CARRY BIT DURING BCD ADDITIONS**

| MOVLW 0x80   | .80 (BCD)       |
| ADDLW 0x80   | .80 (BCD)       |
| BTFSC STATUS, C | test C         |
| INCFSZ byte2 | inc next higher LSB |
| DAW          |                 |
| BTFSC STATUS, C | test C         |
| INCFSZ byte2 | inc next higher LSB |

This is repeated for each DAW instruction.

**Date Codes that pertain to this issue:**

All engineering and production devices.

12. Module: EUSART

Bit SENDB in the TXSTA register is not automatically cleared by hardware upon completion of transmission of a Sync Break.

**Work around**

Check the TRMT bit in TXSTA. If the TRMT bit is set, Break transmission is said to be complete.

13. Module: EUSART

If the transmitter is left enabled while the module is performing an auto-baud operation, an arbitrary data byte may get transmitted.

**Work around**

Clear TXEN (TXSTA<5>) before any auto-baud operation and set it after auto-baud is complete. Enable TXEN only when a data byte is to be transmitted. Care must be taken to ensure that the TX pin is pulled high, either through an external resistor, or by making the TX pin an output and writing ‘1’ to it to not disturb the transmit line.

14. Module: EUSART

This module may perform incorrect auto-baud calculation if the ABDEN (BAUDCON<0>) bit was set while the receive pin was at a low level.

**Work around**

Wait for the RX pin to go high and then set the ABDEN bit.

15. Module: EUSART

In Asynchronous Receiver mode, the EUSART does not load the SPBRGH value after completion of auto-baud.

**Work around**

Do not enable the BRG16 (BAUDCON<3>) bit. If the BRG16 is in use, ensure that the auto-baud SPBRG value does not exceed the 8-bit value.

16. Module: EUSART

The CREN (RCSTA<4>) bit is cleared after every auto-baud operation.

**Work around**

Upon completion of auto-baud, manually set the CREN bit.
17. Module: EUSART

Writing to the USART/EUSART TXREG register faster than the baud rate in Synchronous mode will overwrite the previous value instead of double-buffering as in Asynchronous mode.

**Work around**

Load the first character into TXREG and then wait for a TX interrupt, or check the TXIF bit before writing each additional character to TXREG.

18. Module: EUSART

The EUSART cannot receive asynchronous data at the four fastest baud rates (BRGH = 1, BRG16 = 1 and SPBRG < 4).

**Work around**

Use a slower baud rate or a faster system clock speed.

19. Module: HSADC

A $\Delta I_{AD}$ (parameter D026) of greater than 300 $\mu$A (for $V_{DD} = 3V$) is observed when the device is put into Sleep mode with the HSADC enabled (ADON = 1) without setting the GO/DONE bit so that at least one conversion is performed.

Observed $\Delta I_{AD}$ will increase in proportion to $V_{DD}$.

**Work around**

If no conversion will be done while in Sleep mode, disable the HSADC module by clearing the ADON bit before entering Sleep mode.

If power consumption is an issue for the application, do not put the part into Sleep mode with the HSADC enabled if no conversion is to be performed.
REVISION HISTORY

First revision of this document. Silicon issues 1 (Timer5), 2 (In-Circuit Serial Programming), 3-8 (PCPWM), 9 (Data EEPROM), 10 (Program Memory), 11 (Core – DAAW Instruction) and 12-18 (EUSART) and Data Sheet Clarification issue 1 (Power-on Reset).

Modifications to the Work Around for Silicon issue 3 (PCPWM).

Rev C Document (05/2005)
Added silicon issue 19 (HSADC). All Data Sheet Clarification issues were removed and placed into a separate Data Sheet Errata.
Note the following details of the code protection feature on Microchip devices:

• Microchip products meet the specification contained in their particular Microchip Data Sheet.

• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

• Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip’s products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks
The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PROMATE, PowerSmart, rPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rLAB, rPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance and WiperLock are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2005, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company’s quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.