PIC16(L)F1717/1718/1719 Family
Silicon Errata and Data Sheet Clarification

The PIC16(L)F1717/1718/1719 family devices that you have received conform functionally to the current Device Data Sheet (DS40001740B), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC16(L)F1717/1718/1719 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (A1).

Data Sheet clarifications and corrections start on page 5, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip’s programmers, debuggers, and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB IDE project.
3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
4. Based on the version of MPLAB IDE you are using, do one of the following:
   a) For MPLAB IDE 8, select Programmer > Reconnect.
   b) For MPLAB X IDE, select Window > Dashboard and click the Refresh Debug Tool Status icon ( ).
5. Depending on the development tool used, the part number and Device Revision ID value appear in the Output window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC16(L)F1717/1718/1719 silicon revisions are shown in Table 1.

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Device ID(1)</th>
<th>Revision ID (Silicon Revision)(2)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>A0</td>
</tr>
<tr>
<td>PIC16F1717</td>
<td>305Ch</td>
<td>2000h</td>
</tr>
<tr>
<td>PIC16LF1717</td>
<td>305Fh</td>
<td>2000h</td>
</tr>
<tr>
<td>PIC16F1718</td>
<td>305Bh</td>
<td>2000h</td>
</tr>
<tr>
<td>PIC16LF1718</td>
<td>305Eh</td>
<td>2000h</td>
</tr>
<tr>
<td>PIC16F1719</td>
<td>305Ah</td>
<td>2000h</td>
</tr>
<tr>
<td>PIC16LF1719</td>
<td>305Dh</td>
<td>2000h</td>
</tr>
</tbody>
</table>

Note 1: The Revision ID and Device ID are located in the Configuration memory at addresses 8005h and 8006h, respectively.

2: Refer to the “PIC16(L)F171X Memory Programming Specification” (DS40001714) for detailed information on Device and Revision IDs for your specific device.
## TABLE 2: SILICON ISSUE SUMMARY

<table>
<thead>
<tr>
<th>Module</th>
<th>Feature</th>
<th>Item Number</th>
<th>Issue Summary</th>
<th>Affected Revision&lt;sup&gt;(1)&lt;/sup&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>Comparator</td>
<td>Low-Power Mode</td>
<td>1.1</td>
<td>Unexpected Low-Power mode performance.</td>
<td>X</td>
</tr>
<tr>
<td>Fixed Voltage Reference (FVR)</td>
<td>4x Gain Amplifier</td>
<td>2.1</td>
<td>The output of the 4x gain amplifier is 4.25V.</td>
<td>X</td>
</tr>
<tr>
<td>COG</td>
<td>Blanking</td>
<td>3.1</td>
<td>Blanking may fail to release.</td>
<td>X</td>
</tr>
<tr>
<td>EUSART</td>
<td>Transmit</td>
<td>4.1</td>
<td>Duplicate Transmission.</td>
<td>X</td>
</tr>
<tr>
<td>Master Synchronous Serial Port (MSSP)</td>
<td>SPI Slave Mode</td>
<td>5.1</td>
<td>Slave select release during Sleep corrupts data.</td>
<td>X</td>
</tr>
<tr>
<td>Master Synchronous Serial Port (MSSP)</td>
<td>SPI Slave Mode</td>
<td>5.2</td>
<td>Receive data lost when Slave select enable occurs just before Sleep execution.</td>
<td>X</td>
</tr>
<tr>
<td>Master Synchronous Serial Port (MSSP)</td>
<td>SPI Slave Mode</td>
<td>5.3</td>
<td>WCOL improperly set in Sleep.</td>
<td>X</td>
</tr>
</tbody>
</table>

Note 1: Only those issues indicated in the last column apply to the current silicon revision.
Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A1).

1. Module: Comparator
   1.1 Low-Power Mode
   Unexpected performance may result when operating the comparator in Low-Power, Low-Speed mode (CxSP = 0).

   Work around
   Use the comparator in High-Speed, High-Power mode (CxSP = 1).

   Affected Silicon Revisions
<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

2. Module: Fixed Voltage Reference (FVR)
   2.1 4x Gain Amplifier
   The output of the 4x gain amplifier is 4.25V ±6%.

   Work around
   None.

   Affected Silicon Revisions
<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

3. Module: COG
   3.1 Input Blanking May Not Release
   When level mode input sensitivity is selected, input blanking is not zero, and a rising event occurs simultaneously with a falling event, then the blanking circuit that inhibits falling events will remain in the blanking state and the COG output will remain in the active state until a shutdown event or COG module Reset.

   Work around
   Use edge sensitivity or set blanking times to zero.

   Affected Silicon Revisions
<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>

4. Module: EUSART
   4.1 Duplicate Transmission
   Under certain conditions, a byte written to the TXREG register can be transmitted twice. This happens when a byte is written to TXREG just as the TSR register becomes empty. This new byte is immediately transferred to the TSR register, but also remains in the TXREG register until the completion of the current instruction cycle. If the new byte in the TSR register is transmitted before this instruction cycle has completed, the duplicate in the TXREG register will subsequently be transferred to the TSR register on the following instruction clock cycle and transmitted.

   Work around
   1. Monitor the Transmit Interrupt Flag bit (TXIF). Writes to the TXREG register can be performed once the TXIF bit is set, indicating that the TXREG register is empty.
   2. Monitor the TMRT bit of the TXxSTA register. Writes to the TXREG register can be performed once the TMRT bit is set, indicating that the Transmit Shift Register (TSR) is empty.

   Affected Silicon Revisions
<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>
5. Module: Master Synchronous Serial Port (MSSP)

5.1 SPI Slave Data Corruption During Sleep

When the MSSP module is configured in SPI Slave mode with SS pin control enabled (SSPM = 0100) and the device is in Sleep mode during SPI activity, if the SPI master releases the SS line (SS goes high) before the device wakes from Sleep and updates SSPBUF, the received data will be lost.

**Work around**

**Method 1**: The SPI master must wait a minimum of parameter SP83 (1.5 TCY + 40 nS) after the last SCK edge AND the additional wake-up time from Sleep (device dependent) before releasing the SS line.

**Method 2**: If both the Master and Slave devices have an available pin, once the Slave has completed the transaction and BF or SSPIF is set, the slave could toggle an output to inform the Master that the transaction is complete and that it is safe to release the SS line.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>

5.2 SPI Slave Data Lost Before Sleep Execution

When the MSSP module is configured in SPI Slave mode with SS pin control enabled (SSPM = 0100) and the device is in Sleep mode during SPI activity, if the SPI Master enables SS (SS goes low) within 1 TCY before Sleep is executed, the data written into the SSPBUF by the slave for transmission will remain in the SSPBUF, and the byte received by the slave will be completely discarded. The MSb of the data byte that is currently loaded into SSPBUF will be transmitted on each of the eight SCK clocks, resulting in either a 0x00 or 0xFF to be incorrectly transmitted. This issue typically occurs when the device wakes up from Sleep to process data and immediately goes back to Sleep during the next transmission.

**Work around**

The SPI Slave must wait a minimum of 2.25 * TCY from the time the SS line becomes active (SS goes low) before executing the Sleep command.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>

5.3 WCOL Bit Improperly Set During Sleep

When the MSSP module is configured with either of the Slave modes listed below and Sleep is executed during transmission, the WCOL bit is erroneously set. Although the WCOL bit is set, it does not cause a break in transmission or reception.

**Mode 1**: SPI Slave mode with SS disabled (SSPM = 0101) and CKE = 0.

**Mode 2**: SPI Slave mode with SS enabled (SSPM = 0100) and SS in not set and then cleared before each consecutive transmission. This typically occurs during multiple byte transmissions in which the Master does not release the SS line until all transmission has completed.

**Work around**

**Method 1**: The WCOL bit can be ignored since the issue does not interfere with MSSP hardware.

**Method 2**: Clear the SSPEN after each transaction, then set SSPEN before the next transaction.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A0</th>
<th>A1</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>
Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS40001740B):

<table>
<thead>
<tr>
<th>Note: Corrections are shown in <strong>bold</strong>. Where possible, the original bold text formatting has been removed for clarity.</th>
</tr>
</thead>
</table>

None.
APPENDIX A: DOCUMENT

REVISION HISTORY

**Rev A Document (04/2015)**
Initial release of this document.

**Rev B Document (10/2015)**
Changed Silicon revision A1 to A0; Other minor corrections.

Added Silicon revision A1; Other minor corrections.

Updated the Work around section of Module 4, EUSART.
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademark

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFLEX, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maxStylus, maxTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNiC, SST, SST logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.


SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015-2017, Microchip Technology Incorporated, All Rights Reserved.
