The PIC24FJ256DA210 family devices that you have received conform functionally to the current Device Data Sheet (DS39969B), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC24FJ256DA210 family silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (A4).

Data Sheet clarifications and corrections start on Page 7, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip’s programmers, debuggers, and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB IDE project.
3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
4. Based on the version of MPLAB IDE you are using, do one of the following:
   a) For MPLAB IDE 8, select Programmer > Reconnect.
   b) For MPLAB X IDE, select Window > Dashboard and click the Refresh Debug Tool Status icon ( ).
5. Depending on the development tool used, the part number and Device Revision ID value appear in the Output window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC24FJ256DA210 family silicon revisions are shown in Table 1.

### TABLE 1: SILICON DEVREV VALUES

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Device ID(1)</th>
<th>Revision ID for Silicon Revision(2)</th>
<th>A3</th>
<th>A4</th>
</tr>
</thead>
<tbody>
<tr>
<td>PIC24FJ256DA210</td>
<td>410Eh</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PIC24FJ256DA206</td>
<td>410Ch</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PIC24FJ256DA110</td>
<td>410Fh</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PIC24FJ256DA106</td>
<td>410Dh</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PIC24FJ128DA210</td>
<td>410Ah</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PIC24FJ128DA206</td>
<td>4108h</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PIC24FJ128DA110</td>
<td>4108h</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PIC24FJ128DA106</td>
<td>4109h</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format “DEVID DEVREV”.

2: Refer to the “PIC24FJXXXDA1/DA2/GB2/GA3/GC0 Families Flash Programming Specification” (DS39970) for detailed information on Device and Revision IDs for your specific device.
<table>
<thead>
<tr>
<th>Module</th>
<th>Feature</th>
<th>Item Number</th>
<th>Issue Summary</th>
<th>Affected Revisions¹</th>
</tr>
</thead>
<tbody>
<tr>
<td>Oscillator</td>
<td>Two-Speed Start-up</td>
<td>1.</td>
<td>Feature is not functional.</td>
<td>X</td>
</tr>
<tr>
<td>Resets</td>
<td>—</td>
<td>2.</td>
<td>POR flag also set on BOR and External Reset.</td>
<td>X</td>
</tr>
<tr>
<td>Enhanced PMP</td>
<td>—</td>
<td>3.</td>
<td>Write incompatibility with certain slave devices.</td>
<td>X</td>
</tr>
<tr>
<td>A/D Converter</td>
<td>—</td>
<td>4.</td>
<td>Module continues to draw current when disabled.</td>
<td>X</td>
</tr>
<tr>
<td>Interrupts</td>
<td>INTx</td>
<td>5.</td>
<td>External interrupts missed when writing to INTCON2</td>
<td>X</td>
</tr>
<tr>
<td>Output Compare</td>
<td>Cascaded Mode</td>
<td>6.</td>
<td>Some modes unavailable in Cascaded mode.</td>
<td>X</td>
</tr>
<tr>
<td>USB</td>
<td>Host Mode</td>
<td>7.</td>
<td>Low speed devices, when connected to a hub, will not work.</td>
<td>X</td>
</tr>
<tr>
<td>USB</td>
<td>Device and Host Modes</td>
<td>8.</td>
<td>ACTVIF wake-up behavior differs from previous documentation.</td>
<td>X</td>
</tr>
<tr>
<td>USB</td>
<td>OTG Mode</td>
<td>9.</td>
<td>Vbus comparators may trip at values outside of the required range for USB OTG operation.</td>
<td>X</td>
</tr>
<tr>
<td>USB</td>
<td>Device Mode</td>
<td>10.</td>
<td>EPSTALL bit behavior differs from previous documentation.</td>
<td>X</td>
</tr>
<tr>
<td>UART</td>
<td>Transmit</td>
<td>11.</td>
<td>A TX interrupt may occur before the data transmission is complete.</td>
<td>X</td>
</tr>
<tr>
<td>Output Compare</td>
<td>Interrupt</td>
<td>12.</td>
<td>Interrupt flag may precede the output pin change under certain circumstances.</td>
<td>X</td>
</tr>
</tbody>
</table>

Note 1: Only those issues indicated in the last column apply to the current silicon revision.
Silicon Errata Issues

**Note:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A4).

1. **Module: Oscillator (Two-Speed Start-up)**
   Two-Speed Start-up is not functional. Leaving the IESO Configuration bit in its default state (Two-Speed Start-up is enabled) may result in unpredictable operation.
   **Work around**
   None. Always program the IESO Configuration bit to disable the feature (CW2<15> = 0).
   **Affected Silicon Revisions**
<table>
<thead>
<tr>
<th>A3</th>
<th>A4</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

2. **Module: Resets**
   On Brown-out Resets and External (Master Clear) Resets, the POR bit may also become set. This may cause Brown-out and External Reset conditions to be indistinguishable from a Power-on Reset.
   **Work around**
   None.
   **Affected Silicon Revisions**
<table>
<thead>
<tr>
<th>A3</th>
<th>A4</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

3. **Module: Enhanced PMP**
   The module is not write-compatible with slave devices that require data to be present before the write strobe is asserted. The module has no configuration provision to output data before asserting the write strobe.
   Since most slave devices require valid input data to be present before the write strobe is deasserted, the significance of this issue is thought to be limited.
   **Work around**
   None.
   **Affected Silicon Revisions**
<table>
<thead>
<tr>
<th>A3</th>
<th>A4</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

4. **Module: A/D Converter**
   Once the A/D module is enabled (AD1CON1<15> = 1), it may continue to draw extra current even if the module later is disabled (AD1CON1<15> = 0).
   **Work around**
   In addition to disabling the module through the ADON bit, set the corresponding PMD bit, ADC1MD (PMD1<0>), to power it down completely.
   **Affected Silicon Revisions**
<table>
<thead>
<tr>
<th>A3</th>
<th>A4</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

5. **Module: Interrupts (INTx)**
   Writing to the INTCON2 register may cause an external interrupt event (inputs on INT0 through INT4) to be missed. This only happens when the interrupt event and the write event occur during the same clock cycle.
   **Work around**
   If this cannot be avoided, write the data intended for INTCON2 to any other register in the interrupt block of the SFR (addresses, 0080h to 00E0h); then write the data to INTCON2.
   Be certain to write the data to a register not being actively used by the application, or to any of the interrupt flag registers, in order to avoid spurious interrupts. For example, if the interrupts controlled by IEC5 are not being used in the application, the code sequence would be:
   IECS = 0x1E;
   INTCON2 = 0x1E;
   IEC5 = 0;
   It is the user’s responsibility to determine an appropriate register for the particular application.
   **Affected Silicon Revisions**
<table>
<thead>
<tr>
<th>A3</th>
<th>A4</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
6. Module: Output Compare (Cascaded Mode)

When 32-bit Cascaded mode is enabled (OCxCON2<8> = 1), these modes are unavailable:
- Single-Shot operations when OCM<2:0> (OCxCON1<2:0>) = 110 or 111, OCTRIG (OCxCON2<7>) = 1 and TRIGMODE (OCxCON1<3>) = 1.
- Synchronous modes when the SYNCSSEL<4:0> bits (OCxCON2<4:0>) = 00000 and OCTRIG (OCxCON2<7>) = 0.

Work around
None.

Affected Silicon Revisions

A3 | A4 | X | X
---|---|---|---

7. Module: USB

While operating in Host mode and attached to a low-speed device through a full-speed USB hub, the host may persistently drive the bus to an SE0 state (both D+/D- are set as ‘0’), which would be interpreted as a bus Reset condition by the hub; or the host may persistently drive the bus to a J state, which would make the hub detach condition undetectable by the host.

Work around
Connect low-speed devices directly to the host USB port and not through a USB hub.

Affected Silicon Revisions

A3 | A4 | X | X
---|---|---|---

8. Module: USB (Device and Host Modes)

In previous literature for this module, the ACTVIF interrupt flag (U1OTGIR<4>) is described as being asserted, based on state changes detected on D+, D- or VBUS, when the microcontroller is in Sleep mode. In actual implementation, state changes on the RF3/USBID pin also cause the ACTVIF flag to be asserted.

As a result, logic input level changes on RF3/USBID may cause ACTVIF to be asserted, even in non-OTG applications that do not use the USBID function. This may cause the microcontroller to wake-up unexpectedly.

Work around
For On-The-Go (OTG) Based Applications: No work around is needed.
For non-OTG Device, Host or Dual Role Applications: If ACTVIF is used as a wake-up source, it is recommended that the application be designed so that RF3/USBID does not see any changes while the microcontroller is in a power-saving mode.

If RF3/USBID is not needed in the application, it is recommended to configure it as a digital output.
If the RF3/USBID pin is configured as a digital input, ensure that the signal provider does not change the pin state while ACTVIF is enabled as a wake-up source. If the pin is used as a general purpose input, which can change while in the USB suspend state, check the IDIF flag (U1OTGIR<7>) after waking up from an ACTVIF event to determine if the wake-up event was caused by a state change on RF3/USBID.

Affected Silicon Revisions

A3 | A4 | X | X
---|---|---|---
9. Module: USB (OTG Mode)

When using the on-chip Vbus comparators, the comparators may trip at values outside of the required range for USB OTG operation.

**Work around**

For Device Mode Operation: Use the SESVDIF interrupt flag and SESVD status bit for detection of Vbus, instead of the VBUSVDIF interrupt and VBUSVD status bit.

For OTG Operation: Use the External Comparator mode for proper level detection. This is enabled by setting the UVCMPDIS bit (U1CNFG2<1>).

Note that the External Comparator mode requires the application to include external comparators and logic to generate signals for the VCMPST or VBUSVLD/SESSVLD/SESEND digital input pins according to the bus conditions (Table 3). It is the user’s responsibility to provide the appropriate circuit design for this application.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A3</th>
<th>A4</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

10. Module: USB (Device Mode)

In previous literature for this module, the EPSTALL bit (U1EPn<1>) is described as being an only stall status indicator bit in Device mode. In actual implementation, the EPSTALL bit functions as both a status and control bit.

If the EPSTALL bit for Endpoint ‘n’ is set (either by the SIE hardware or manually in firmware), both the IN and OUT endpoints, associated with the endpoint, will send STALL packets when the endpoint’s UOWN bit (BDnSTAT<15>) is also set.

**Work around**

For Host Applications: No work around is needed, as hosts do not send STALL packets.

For Device Mode Applications: When it is necessary to stop sending STALL packets on an endpoint, clear the endpoint’s respective BSTALL (BDnSTAT<10>) and EPSTALL bits. If the application firmware was developed based on one of the examples in the Microchip USB framework, this is already the default behavior of the USB stack firmware (except Version 2.8); no further work around is normally needed.

If a Device mode application was based upon Version 2.8 of the USB framework, and the application uses STALL packets on any of the application endpoints (1-15), it is suggested to update the application to the latest version.

**Affected Silicon Revisions**

<table>
<thead>
<tr>
<th>A3</th>
<th>A4</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

# Table 3: External Comparator Mode Inputs for Various Vbus Conditions

<table>
<thead>
<tr>
<th>VCMPS1</th>
<th>VCMPS2</th>
<th>Bus Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Vbus &lt; VB_SESS_END</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>VB_SESS_END &lt; Vbus &lt; VA_SESS_VLD</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>VA_SESS_VLD &lt; Vbus &lt; VA_VBUS_VLD</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Vbus &gt; VVBUS_VLD</td>
</tr>
</tbody>
</table>

When UVCMPSEL = 1:

<table>
<thead>
<tr>
<th>VBUSVLD</th>
<th>SESSVLD</th>
<th>SESEND</th>
<th>Bus Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Vbus &lt; VB_SESS_END</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>VB_SESS_END &lt; Vbus &lt; VA_SESS_VLD</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>VA_SESS_VLD &lt; Vbus &lt; VA_VBUS_VLD</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Vbus &gt; VVBUS_VLD</td>
</tr>
</tbody>
</table>
11. Module: UART (Transmit)

When using UTXISEL<1:0> = 01 (interrupt when last character is shifted out of the Transmit Shift Register), and the final character is being shifted out through the Transmit Shift Register (TSR), the TX interrupt may occur before the final bit is shifted out.

Work around

If it is critical that the interrupt processing occurs only when all transmit operations are complete, after which, the following work around can be implemented:

Hold off the interrupt routine processing by adding a loop at the beginning of the routine that polls the Transmit Shift Register empty bit, as shown in Example 1.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A3</th>
<th>A4</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

EXAMPLE 1: DELAYING THE ISR BY POLLING THE TRMT BIT

```c
// in UART2 initialization code
...
U2STAbits.UTXISEL0 = 1; // Set to generate TX interrupt when all
U2STAbits.UTXISEL1 = 0; // transmit operations are complete.
...

U2TXInterrupt(void)
{
    while(U2STAbits.TRMT==0); // wait for the transmit buffer to be empty
    ... // process interrupt
}
```

12. Module: Output Compare (Interrupt)

Under certain circumstances, an output compare match may cause the Output Compare Interrupt Flag (OCxIF) to become set prior to the Change-of-State (COS) of the OCx pin. This has been observed when all of the following are true:

- the module is in One-Shot mode (OCM<2:0> = 001, 010 or 100);
- one of the timer modules is being used as the time base; and
- a timer prescaler other than 1:1 is selected.

If the module is re-initialized by clearing OCM<2:0> after the one-shot compare, the OCx pin may not be driven as expected.

Work around

After OCxIF is set, allow an interval (in CPU cycles) of at least twice the prescaler factor to elapse before clearing OCM<2:0>. For example, for a prescaler value of 1:8, allow 16 CPU cycles to elapse after the interrupt.

Affected Silicon Revisions

<table>
<thead>
<tr>
<th>A3</th>
<th>A4</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
**Data Sheet Clarifications**

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS39969B):

1. Module: Guidelines for Getting Started with 16-Bit Microcontrollers

   Section 2.4 “Voltage Regulator Pins (ENVREG/DISVREG and VCap/VDDCORE)” has been replaced with a new and more detailed section. The entire text follows:

   **2.4 Voltage Regulator Pins (ENVREG/DISVREG and VCap/VDDCORE)**

   The on-chip voltage regulator enable pin must always be connected directly to a supply voltage.

   Refer to Section 27.2 “On-Chip Voltage Regulator” for details on connecting and using the on-chip regulator.

   When the regulator is enabled, a low-ESR (< 5Ω) capacitor is required on the VCap pin to stabilize the voltage regulator output voltage. The VCap pin must not be connected to VDD and must use a capacitor of 10 µF connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in Table 2-1. Capacitors with equivalent specifications can be used.

   Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

   The placement of this capacitor should be close to VCap. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to Section 30.0 “Electrical Characteristics” for additional information.

   **FIGURE 2-3** FREQUENCY vs. ESR PERFORMANCE FOR SUGGESTED VCap

   ![Figure 2-3](image)

   **TABLE 2-1** SUITABLE CAPACITOR EQUIVALENTS

<table>
<thead>
<tr>
<th>Make</th>
<th>Part #</th>
<th>Nominal Capacitance</th>
<th>Base Tolerance</th>
<th>Rated Voltage</th>
<th>Temp. Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>TDK</td>
<td>C3216X7R1C106K</td>
<td>10 µF</td>
<td>±10%</td>
<td>16V</td>
<td>-55 to +125ºC</td>
</tr>
<tr>
<td>TDK</td>
<td>C3216X5R1C106K</td>
<td>10 µF</td>
<td>±10%</td>
<td>16V</td>
<td>-55 to +85ºC</td>
</tr>
<tr>
<td>Panasonic</td>
<td>ECJ-3YX1C106K</td>
<td>10 µF</td>
<td>±10%</td>
<td>16V</td>
<td>-55 to +125ºC</td>
</tr>
<tr>
<td>Panasonic</td>
<td>ECJ-4YB1C106K</td>
<td>10 µF</td>
<td>±10%</td>
<td>16V</td>
<td>-55 to +85ºC</td>
</tr>
<tr>
<td>Murata</td>
<td>GRM32DR71C106KA01L</td>
<td>10 µF</td>
<td>±10%</td>
<td>16V</td>
<td>-55 to +125ºC</td>
</tr>
<tr>
<td>Murata</td>
<td>GRM31CR61C106KC31L</td>
<td>10 µF</td>
<td>±10%</td>
<td>16V</td>
<td>-55 to +85ºC</td>
</tr>
</tbody>
</table>

   Note: Typical data measurement at +25°C, 0V DC bias.

   **Note:** Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.
2.4.1 CONSIDERATIONS FOR CERAMIC CAPACITORS

In recent years, large value, low-voltage, surface mount ceramic capacitors have become very cost effective in sizes up to a few tens of microfarad. The low-ESR, small physical size and other properties make ceramic capacitors very attractive in many types of applications.

Ceramic capacitors are suitable for use with the internal voltage regulator of this microcontroller. However, some care is needed in selecting the capacitor to ensure that it maintains sufficient capacitance over the intended operating range of the application.

Typical low-cost, 10 µF ceramic capacitors are available in X5R, X7R and Y5V dielectric ratings (other types are also available, but are less common). The initial tolerance specifications for these types of capacitors are often specified as ±10% to ±20% (X5R and X7R), or -20%/+80% (Y5V). However, the effective capacitance that these capacitors provide in an application circuit will also vary based on additional factors, such as the applied DC bias voltage and the temperature. The total in-circuit tolerance is, therefore, much wider than the initial tolerance specification.

The X5R and X7R capacitors typically exhibit satisfactory temperature stability (ex: ±15% over a wide temperature range, but consult the manufacturer's data sheets for exact specifications). However, Y5V capacitors typically have extreme temperature tolerance specifications of +22%/-82%. Due to the extreme temperature tolerance, a 10 µF nominal rated Y5V type capacitor may not deliver enough total capacitance to meet minimum internal voltage regulator stability and transient response requirements. Therefore, Y5V capacitors are not recommended for use with the internal voltage regulator if the application must operate over a wide temperature range.

In addition to temperature tolerance, the effective capacitance of large value ceramic capacitors can vary substantially, based on the amount of DC voltage applied to the capacitor. This effect can be very significant, but is often overlooked or is not always documented.

A typical DC bias voltage vs. capacitance graph for 16V, 10V and 6.3V rated capacitors is shown in Figure 2-4.

When selecting a ceramic capacitor to be used with the internal voltage regulator, it is suggested to select a high-voltage rating, so that the operating voltage is a small percentage of the maximum rated capacitor voltage. For example, choose a ceramic capacitor rated at 16V for the 1.8V VCAP voltage. Suggested capacitors are shown in Table 2-1.
2. Module: Electrical Specifications

The “Absolute Maximum Ratings” listed on page 371 are amended by adding the following specification:

Voltage on VUSB with respect to VSS .......... (VDDCORE – 0.3V) to 4.0V

3. Module: Electrical Specifications

(DC Characteristics)

Figure 30-1 (“PIC24FJ256DA210 Family Voltage-Frequency Graph”) is amended by adding an additional footnote. The updated figure is shown below (changes in **bold**; bold in original removed for clarity).

**FIGURE 30-1:** PIC24FJ256DA210 FAMILY VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)

![Voltage-Frequency Graph](image)

**Note 1:** VCAP (nominal On-Chip Regulator output voltage) = 1.8V.

**Note 2:** When the USB module is enabled, VUSB should be provided at 3.0V to 3.6V. When the USB module is not enabled, the wider limits shaded in grey apply. The voltage on the VUSB pin should be maintained at (VDD – 0.3V) or greater. Optionally, the pin may be left in a high-impedance state when the USB module is not in use, but doing so may result in higher IPD currents than specified.
4. Module: Electrical Specifications
   (DC Characteristics)

   Table 30-3 ("DC Characteristics: Temperature and Voltage Specifications") is amended by adding a new specification, VUSB, and an explanatory footnote. The changes are shown below in bold (bold text in original removed for clarity).

5. Module: Enhanced Parallel Master Port
   (EPMP)

   The following section is added to the end of the existing text of Section 19.0 “Enhanced Parallel Master Port (EPMP)”:  

19.2 Alternate Master Cycle Period (TAM)

   The Alternate Master Cycle Period (TAM) is a period of the synchronization used to generate the EPMP interface signals if the Alternate Master (Graphics Controller Module (GFX)) controls the EPMP I/Os directly. TAM is used when EPMP Bypass mode is selected, by setting the MSTSEL<1:0> bits (PMCON2<9:8>) to ‘11’.

   The value of TAM is dependent on the setting of the G1CLKSEL bit (CLKDIV<4>). When G1CLKSEL = 1 (96 MHz graphics clock), TAM is 10.24 ns. When G1CLKSEL = 0 (48 MHz graphics clock), TAM is 20.48 ns.

---

<p>| TABLE 30-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS (PARTIAL REPRESENTATION) |
| DC CHARACTERISTICS | Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial |</p>
<table>
<thead>
<tr>
<th>Param No.</th>
<th>Symbol</th>
<th>Characteristic</th>
<th>Min</th>
<th>Typ(1)</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Voltage</td>
<td>VUSB</td>
<td>USB Supply Voltage</td>
<td>Greater of: 3.0 or (VDD – 0.3V)</td>
<td>3.3</td>
<td>3.6</td>
<td>V</td>
<td>USB module enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>(VDD – 0.3V)(3)</td>
<td>—</td>
<td>3.6</td>
<td>V</td>
<td>USB disabled, RG2/RG3 unused and externally pulled low or left in high-impedance state</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>(VDD – 0.3V)</td>
<td>VDD</td>
<td>3.6</td>
<td>V</td>
<td>USB disabled, RG2/RG3 used as general purpose I/O</td>
</tr>
</tbody>
</table>

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.  
2: This is the limit to which VDD can be lowered without losing RAM data.  
3: The VUSB pin may also be left in a high-impedance state under these conditions. However, if the voltage floats below (VDD – 0.3V), this may result in higher IPD currents than specified.
6. Module: Electrical Specifications (AC Characteristics)

Table 30-15 ("Internal RC Accuracy") is amended by dividing specification F20 into two temperature ranges with different accuracy ratings. The changes are shown below in **bold** (bold text and unchanged footnotes in original removed for clarity).

TABLE 30-15: INTERNAL RC ACCURACY

<table>
<thead>
<tr>
<th>AC CHARACTERISTICS</th>
<th>Standard Operating Conditions: 2V to 3.6V (unless otherwise stated)</th>
<th>Operating temperature: -40°C ≤ TA ≤ +85°C for Industrial</th>
</tr>
</thead>
<tbody>
<tr>
<td>Param No.</td>
<td>Characteristic</td>
<td>Min</td>
</tr>
<tr>
<td>F20</td>
<td>FRC Accuracy @ 8 MHz</td>
<td>-1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-1.5</td>
</tr>
<tr>
<td>F21</td>
<td>LPRC @ 31 kHz</td>
<td>-20</td>
</tr>
</tbody>
</table>
APPENDIX A: DOCUMENT REVISION HISTORY

Initial release of this document; issued for revision A3. Includes silicon issues 1 (Oscillator – Two-Speed Start-up), 2 (Resets), 3 (Enhanced PMP), 4 (A/D), 5 (Interrupts – INTx), and 6 (Output Compare – Cascaded Mode).

Revised silicon issue 4 (A/D Converter) to reflect updated definition of issues.
Added data sheet clarification issue 1 (Guidelines For Getting Started with 16-Bit Microcontrollers).

Rev C Document (1/2011)
Added silicon issue 7 (USB).

Added silicon revision A4. Adds existing silicon issues 1 through 7 from revision A3 without changes. No new data sheet clarifications added. No issues removed.

Rev E Document (9/2011)
Added silicon issues 8 (USB – Device and Host Modes), 9 (USB – OTG Mode) and 10 (USB – Device Mode) to all revisions.
Added data sheet clarification issues 2, 3 and 4 (Electrical Characteristics).

Rev F Document (4/2012)
Added silicon issues 11 (UART – Transmit) and 12 (Output Compare – Interrupt) to all revisions.
Added data sheet clarification issue 5 (Enhanced Parallel Master Port (EPMP)).

Rev G Document (7/2013)
Added data sheet clarification issue 6 (Electrical Characteristics).
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks
The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC32 logo, rPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.
Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.
Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPSAM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rFLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.
All other trademarks mentioned herein are property of their respective companies.
© 2010-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.
Printed on recycled paper.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.