Section 22. Direct Memory Access (DMA)

HIGHLIGHTS

This section of the manual contains the following major topics:

22.1 Introduction ................................................................. 22-2
22.2 DMA Registers ............................................................. 22-4
22.3 DMA Block Diagram ...................................................... 22-18
22.4 DMA Data Transfer ....................................................... 22-19
22.5 DMA Setup ................................................................. 22-21
22.6 DMA Operating Modes .................................................. 22-27
22.7 Starting DMA Transfers ................................................ 22-50
22.8 DMA Channel Arbitration and Overruns ...................... 22-51
22.9 Debugging Support ...................................................... 22-53
22.10 Data Write and Request Collisions .............................. 22-53
22.11 Operation in Power-Saving Modes .............................. 22-55
22.12 Register Map ............................................................ 22-56
22.13 Related Application Notes .......................................... 22-57
22.14 Revision History ....................................................... 22-58
### 22.1 INTRODUCTION

The Direct Memory Access (DMA) controller is an important subsystem in Microchip’s high-performance 16-bit Digital Signal Controller (DSC) families. This subsystem facilitates the transfer of data between the CPU and its peripheral without CPU assistance. The dsPIC33E/PIC24E DMA controller is optimized for high-performance, real-time, embedded applications where determinism and system latency are priorities.

The DMA controller transfers data between peripheral data registers and data space SRAM. On dsPIC33E/PIC24E devices with dual-ported SRAM (DPSRAM), the DMA subsystem uses the DPSRAM and register structures that allow the DMA to operate across its own independent address and data buses with no impact on CPU operation. This architecture eliminates the need for cycle stealing, which halts the CPU when a higher priority DMA transfer is requested. Both the CPU and DMA controller can write and read to/from addresses within data space without interference, such as CPU stalls, resulting in maximized, real-time performance. Alternatively, DMA operation and data transfer to/from the memory and peripherals are not impacted by CPU processing. For example, when a Run-Time Self-Programming (RTSP) operation is performed, the CPU does not execute any instructions until RTSP is finished. This condition, however, does not impact data transfer to/from memory and the peripherals.

In addition, DMA can access entire data memory space (SRAM and DPSRAM). The Data Memory Bus Arbiter is utilized when either the CPU or DMA attempt to access non-dual-ported SRAM, resulting in potential DMA or CPU stalls.

**Figure 22-1: DMA Controller**

---

**Note:** DPSRAM is not available on all devices. Refer to the “Direct Memory Access (DMA)” chapter in the specific device data sheet for availability.
Section 22. Direct Memory Access (DMA)

The DMA controller supports up to 15 independent channels. Each channel can be configured for transfers to or from selected peripherals. Some of the peripherals supported by the DMA controller include:

- ECAN™ module
- Data Converter Interface (DCI)
- Analog-to-Digital Converter (ADC)
- Serial Peripheral Interface (SPI)
- Universal Asynchronous Receiver Transmitter (UART)
- Input Capture
- Output Compare
- Parallel Master Port (PMP)

In addition, DMA transfers can be triggered by timers as well as external interrupts. Each DMA channel is unidirectional. Two DMA channels must be allocated to read and write to a peripheral. Should more than one channel receive a request to transfer data, a simple fixed priority scheme, based on channel number, dictates which channel completes the transfer and which channel, or channels, are left pending. Each DMA channel moves a block of data, after which it generates an interrupt to the CPU to indicate that the block is available for processing.

The DMA controller provides these functional capabilities:

- Up to 15 DMA channels
- Register Indirect with Post-Increment Addressing mode
- Register Indirect without Post-Increment Addressing mode
- Peripheral Indirect Addressing mode (peripheral generates destination address)
- CPU interrupt after half or full-block transfer completes
- Byte or word transfers
- Fixed priority channel arbitration
- Manual (software) or Automatic (peripheral DMA requests) transfer initiation
- One-Shot or Auto-Repeat block transfer modes
- Ping-Pong mode (automatic switch between two DPSRAM or SRAM start addresses after each block transfer completes)
- DMA request for each channel can be selected from any supported interrupt source
- Debug support features
22.2 DMA REGISTERS

Each DMA channel has a set of six status and control registers.

- **DMAxCON**: DMA Channel x Control Register
  
  This register configures the corresponding DMA channel by enabling/disabling the channel, specifying data transfer size, direction and block interrupt method, and selecting DMA Channel Addressing mode, Operating mode and Null Data Write mode.

- **DMAxREQ**: DMA Channel x IRQ Select Register
  
  This register associates the DMA channel with a specific DMA capable peripheral by assigning the peripheral IRQ to the DMA channel.

- **DMAxSTAH**: DMA Channel x Start Address Register A (High)/DMAxSTAL: DMA Channel x Start Address Register A (Low)
  
  This register specifies the primary start address of the data block to be transferred by DMA channel x to or from the DPSRAM (or RAM). Reads of this register return the value of the latest transfer address. Writes to this register while the channel x is enabled (i.e., active) may result in unpredictable behavior and should be avoided.

  DMAxSTA is a 24-bit register, which is composed of two 16-bit registers, DMAxSTAH and DMAxSTAL, containing bits 23-16 and 15-0, respectively. The DMAxSTA register can only be accessed by reading and writing the DMAxSTAH and DMAxSTAL registers. However, throughout this document, the names DMAxSTA and DMAxSTAH/DMAxSTAL are used interchangeably.

- **DMAxSTBH**: DMA Channel x Start Address Register B (High)/DMAxSTBL: DMA Channel x Start Address Register B (Low)
  
  This register specifies the secondary start address of the data block to be transferred by DMA channel x to or from the DPSRAM (or RAM). Reads of this register return the value of the latest transfer address. Writes to this register while the channel x is enabled (i.e., active) may result in unpredictable behavior and should be avoided.

  DMAxSTB is a 24-bit register, which is composed of two 16-bit registers, DMAxSTBH and DMAxSTBL, containing bits 23-16 and 15-0, respectively. The DMAxSTB register can only be accessed by reading and writing the DMAxSTBH and DMAxSTBL registers. However, throughout this document, the names DMAxSTB and DMAxSTBH/DMAxSTBL are used interchangeably.

- **DMAxPAD**: DMA Channel x Peripheral Address Register
  
  This register contains the static address of the peripheral data register. Writes to this register while the corresponding DMA channel is enabled (i.e., active) may result in unpredictable behavior and should be avoided.

- **DMAxCNT**: DMA Channel x Transfer Count Register
  
  This register contains the transfer count. DMAxCNT + 1 represents the number of DMA requests the channel must service before the data block transfer is considered complete. That is, a DMAxCNT value of ‘0’ will transfer one element. The value of the DMAxCNT register is independent of the transfer data size (SIZE bit in the DMAxCON register). Writes to this register while the corresponding DMA channel is enabled (i.e., active) may result in unpredictable behavior and should be avoided.
In addition to the individual DMA channel registers, the DMA controller has five DMA status registers.

- **DSADR: Most Recent DMA DPSRAM (or SRAM) Address Register**
  This 16-bit, read-only, status register is common to all DMA channels. It captures the address of the most recent DPSRAM access (read or write). It is cleared at Reset and, therefore, contains the value '0x0000' if read prior to any DMA activity. This register is accessible at any time but is primarily intended as a debug aid.

- **DMAPWC: DMA Peripheral Write Collision Status Register\(^{(1)}\)**
  This 16-bit, read-only, status register is common to all DMA channels. It contains peripheral write collisions flags, PWCOLx. For detailed information, see 22.10 “Data Write and Request Collisions” for detailed information.

- **DMARQC: DMA Request Collision Status Register\(^{(1)}\)**
  This 16-bit, read-only, status register is common to all DMA channels. It contains DMA request collision flags, RQCOLx. For detailed information, see 22.10 “Data Write and Request Collisions”.

- **DMALCA: DMA Last Channel Active Status Register\(^{(1)}\)**
  This 16-bit, read-only status register indicates which DMA channel was most recently active.

- **DMAPPS: DMA Ping-Pong Status Register\(^{(1)}\)**
  This 16-bit, read-only status register provides the Ping-Pong mode status of each DMA channel by indicating which Start Address register is selected (DMAxSTA or DMAxSTB).
Register 22-1:  DMAxCON: DMA Channel x Control Register

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>CHEN</td>
<td>SIZE</td>
<td>DIR</td>
<td>HALF</td>
<td>NULLW</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- CHEN: Channel Enable bit
  - 1 = Channel enabled
  - 0 = Channel disabled

- SIZE: Data Transfer Size bit
  - 1 = Byte
  - 0 = Word

- DIR: Transfer Direction bit (source/destination bus select)
  - 1 = Read from DPSRAM (or RAM) address, write to peripheral address
  - 0 = Read from Peripheral address, write to DPSRAM (or RAM) address

- HALF: Block Transfer Interrupt Select bit
  - 1 = Initiate interrupt when half of the data has been moved
  - 0 = Initiate interrupt when all of the data has been moved

- NULLW: Null Data Peripheral Write Mode Select bit
  - 1 = Null data write to peripheral in addition to DPSRAM (or RAM) write (DIR bit must also be clear)
  - 0 = Normal operation

- AMODE<1:0>: DMA Channel Addressing Mode Select bits
  - 11 = Reserved
  - 10 = Peripheral Indirect Addressing mode
  - 01 = Register Indirect without Post-Increment mode
  - 00 = Register Indirect with Post-Increment mode

- MODE<1:0>: DMA Channel Operating Mode Select bits
  - 11 = One-Shot, Ping-Pong modes enabled (one block transfer from/to each DMA buffer)
  - 10 = Continuous, Ping-Pong modes enabled
  - 01 = One-Shot, Ping-Pong modes disabled
  - 00 = Continuous, Ping-Pong modes disabled
Register 22-2: DMAxREQ: DMA Channel x IRQ Select Register

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14-8</th>
<th>Bit 7-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
<tr>
<td>FORCE</td>
<td>IRQSEL&lt;7:0&gt;</td>
<td></td>
</tr>
<tr>
<td>—</td>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
</tbody>
</table>

Legend:
- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as ‘0’
- -n = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- x = Bit is unknown

Bit 15: **FORCE**: Force DMA Transfer bit
- 1 = Force a single DMA transfer (manual mode)
- 0 = Automatic DMA transfer initiation by DMA request

Bit 14-8: **Unimplemented**: Read as ‘0’

Bit 7-0: **IRQSEL<7:0>**: DMA Peripheral IRQ Number Select bits
These bits associate the DMA channel with a specific DMA capable peripheral by assigning the peripheral IRQ to the DMA channel. Refer to the “Direct Memory Access (DMA)” chapter in the specific device data sheet for available options. Common peripherals include IC, OC, ADC, SPI, ECAN, UART, DCI, PMP, INT0 and Timers.

**Note 1**: The FORCE bit cannot be cleared by user software. The FORCE bit is cleared by hardware when the forced DMA transfer is complete or the channel is disabled (CHEN = 0).
Register 22-3: DMAxSTAH: DMA Channel x Start Address Register A (High)

<table>
<thead>
<tr>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
</tr>
</thead>
</table>

Legend:
- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as ‘0’
- -n = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- x = Bit is unknown

bit 15
bit 8

Register 22-4: DMAxSTAL: DMA Channel x Start Address Register A (Low)

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
</table>

Legend:
- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as ‘0’
- -n = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- x = Bit is unknown

bit 15
bit 8

bit 7
bit 0

Legend:
- U = Unimplemented: Read as ‘0’

bit 7-0 STA<23:16>: Primary Start Address bits (source or destination)

bit 15-0 STA<15:0>: Primary Start Address bits (source or destination)
### Section 22. Direct Memory Access (DMA)

#### Register 22-5: DMAxSTBH: DMA Channel x Start Address Register B (High)

<table>
<thead>
<tr>
<th>bit 15-8</th>
<th>bit 7-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>U-0</td>
<td>U-0</td>
</tr>
<tr>
<td>U-0</td>
<td>U-0</td>
</tr>
<tr>
<td>U-0</td>
<td>U-0</td>
</tr>
<tr>
<td>U-0</td>
<td>U-0</td>
</tr>
</tbody>
</table>

**Legend:**
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **-n** = Value at POR
- **‘1’** = Bit is set
- **‘0’** = Bit is cleared
- **x** = Bit is unknown

**Unimplemented:** Read as ‘0’

**STB<23:16>:** Primary Start Address bits (source or destination)

#### Register 22-6: DMAxSTBL: DMA Channel x Start Address Register B (Low)

<table>
<thead>
<tr>
<th>bit 15-8</th>
<th>bit 7-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
<tr>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
<tr>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
<tr>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
</tbody>
</table>

**Legend:**
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **-n** = Value at POR
- **‘1’** = Bit is set
- **‘0’** = Bit is cleared
- **x** = Bit is unknown

**STB<15:0>:** Secondary Start Address Offset bits (source or destination)
### Register 22-7: DMAxPAD: DMA Channel x Peripheral Address Register

<table>
<thead>
<tr>
<th></th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>PAD&lt;15:8&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 15</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>PAD&lt;7:0&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Legend:**
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **-n** = Value at POR
- **‘1’** = Bit is set
- **‘0’** = Bit is cleared
- **x** = Bit is unknown

bit 15-0  **PAD<15:0>: Peripheral Address Register bits**

### Register 22-8: DMAxCNT: DMA Channel x Transfer Count Register

<table>
<thead>
<tr>
<th></th>
<th>U-0</th>
<th>U-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CNT&lt;13:8&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 15</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CNT&lt;7:0&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Legend:**
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **-n** = Value at POR
- **‘1’** = Bit is set
- **‘0’** = Bit is cleared
- **x** = Bit is unknown

bit 15-14 **Unimplemented: Read as ‘0’**

bit 13-0  **CNT<13:0>: DMA Transfer Count Register bits**

### Register 22-9: DSADR: Most Recent DMA DPSRAM (or SRAM) Address Register

<table>
<thead>
<tr>
<th></th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DSADR&lt;15:8&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 15</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DSADR&lt;7:0&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Legend:**
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **-n** = Value at POR
- **‘1’** = Bit is set
- **‘0’** = Bit is cleared
- **x** = Bit is unknown

bit 15-0  **DSADR<15:0>: Most Recent DMA Address Accessed by DMA bits**
Section 22. Direct Memory Access (DMA)

Register 22-10: DMAPWC: DMA Peripheral Write Collision Status Register\(^{(1)}\)

<table>
<thead>
<tr>
<th>U-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>PWCOL14</td>
<td>PWCOL13</td>
<td>PWCOL12</td>
<td>PWCOL11</td>
<td>PWCOL10</td>
<td>PWCOL9</td>
<td>PWCOL8</td>
</tr>
</tbody>
</table>

bit 15

<table>
<thead>
<tr>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>PWCOL7</td>
<td>PWCOL6</td>
<td>PWCOL5</td>
<td>PWCOL4</td>
<td>PWCOL3</td>
<td>PWCOL2</td>
<td>PWCOL1</td>
<td>PWCOL0</td>
</tr>
</tbody>
</table>

bit 7

Legend:
- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as ‘0’
- -n = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- x = Bit is unknown

bit 15 Unimplemented: Read as ‘0’

bit 14

PWCOL14: Channel 14 Peripheral Write Collision Flag bit
1 = Write collision detected
0 = No write collision detected

bit 13

PWCOL13: Channel 13 Peripheral Write Collision Flag bit
1 = Write collision detected
0 = No write collision detected

bit 12

PWCOL12: Channel 12 Peripheral Write Collision Flag bit
1 = Write collision detected
0 = No write collision detected

bit 11

PWCOL11: Channel 11 Peripheral Write Collision Flag bit
1 = Write collision detected
0 = No write collision detected

bit 10

PWCOL10: Channel 10 Peripheral Write Collision Flag bit
1 = Write collision detected
0 = No write collision detected

bit 9

PWCOL9: Channel 9 Peripheral Write Collision Flag bit
1 = Write collision detected
0 = No write collision detected

bit 8

PWCOL8: Channel 8 Peripheral Write Collision Flag bit
1 = Write collision detected
0 = No write collision detected

bit 7

PWCOL7: Channel 7 Peripheral Write Collision Flag bit
1 = Write collision detected
0 = No write collision detected

bit 6

PWCOL6: Channel 6 Peripheral Write Collision Flag bit
1 = Write collision detected
0 = No write collision detected

bit 5

PWCOL5: Channel 5 Peripheral Write Collision Flag bit
1 = Write collision detected
0 = No write collision detected

bit 4

PWCOL4: Channel 4 Peripheral Write Collision Flag bit
1 = Write collision detected
0 = No write collision detected

bit 3

PWCOL3: Channel 3 Peripheral Write Collision Flag bit
1 = Write collision detected
0 = No write collision detected

Note 1: The number of DMA channels is product specific. Each bit corresponds to a DMA channel. Refer to the “Direct Memory Access (DMA)” chapter in the specific device data sheet for availability.
Register 22-10: DMAPWC: DMA Peripheral Write Collision Status Register(1) (Continued)

bit 2  \textbf{PWCOL2}: Channel 2 Peripheral Write Collision Flag bit
       \hspace{1em}1 = Write collision detected
       \hspace{1em}0 = No write collision detected

bit 1  \textbf{PWCOL1}: Channel 1 Peripheral Write Collision Flag bit
       \hspace{1em}1 = Write collision detected
       \hspace{1em}0 = No write collision detected

bit 0  \textbf{PWCOL0}: Channel 0 Peripheral Write Collision Flag bit
       \hspace{1em}1 = Write collision detected
       \hspace{1em}0 = No write collision detected

\begin{itemize}
\item \textbf{Note 1:} The number of DMA channels is product specific. Each bit corresponds to a DMA channel. Refer to the “Direct Memory Access (DMA)” chapter in the specific device data sheet for availability.
\end{itemize}
### Register 22-11: DMARQC: DMA Request Collision Status Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Setting</th>
<th>Value at POR</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>Unimplemented: Read as ‘0’</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>RQCOL14: Channel 14 Transfer Request Collision Flag bit</td>
<td>1 = User FORCE and Interrupt-based request collision detected</td>
<td>0 = No request collision detected</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>RQCOL13: Channel 13 Transfer Request Collision Flag bit</td>
<td>1 = User FORCE and Interrupt-based request collision detected</td>
<td>0 = No request collision detected</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>RQCOL12: Channel 12 Transfer Request Collision Flag bit</td>
<td>1 = User FORCE and Interrupt-based request collision detected</td>
<td>0 = No request collision detected</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>RQCOL11: Channel 11 Transfer Request Collision Flag bit</td>
<td>1 = User FORCE and Interrupt-based request collision detected</td>
<td>0 = No request collision detected</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>RQCOL10: Channel 10 Transfer Request Collision Flag bit</td>
<td>1 = User FORCE and Interrupt-based request collision detected</td>
<td>0 = No request collision detected</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>RQCOL9: Channel 9 Transfer Request Collision Flag bit</td>
<td>1 = User FORCE and Interrupt-based request collision detected</td>
<td>0 = No request collision detected</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>RQCOL8: Channel 8 Transfer Request Collision Flag bit</td>
<td>1 = User FORCE and Interrupt-based request collision detected</td>
<td>0 = No request collision detected</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>RQCOL7: Channel 7 Transfer Request Collision Flag bit</td>
<td>1 = User FORCE and Interrupt-based request collision detected</td>
<td>0 = No request collision detected</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>RQCOL6: Channel 6 Transfer Request Collision Flag bit</td>
<td>1 = User FORCE and Interrupt-based request collision detected</td>
<td>0 = No request collision detected</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>RQCOL5: Channel 5 Transfer Request Collision Flag bit</td>
<td>1 = User FORCE and Interrupt-based request collision detected</td>
<td>0 = No request collision detected</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>RQCOL4: Channel 4 Transfer Request Collision Flag bit</td>
<td>1 = User FORCE and Interrupt-based request collision detected</td>
<td>0 = No request collision detected</td>
<td></td>
</tr>
</tbody>
</table>

**Legend:**
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- {-n} = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- **x** = Bit is unknown

**Note 1:** The number of DMA channels is product specific. Each bit corresponds to a DMA channel. Refer to the “Direct Memory Access (DMA)” chapter in the specific device data sheet for availability.
Register 22-11: DMARQC: DMA Request Collision Status Register\(^{(1)}\) (Continued)

bit 3  \textbf{RQCOL3}: Channel 3 Transfer Request Collision Flag bit  
\begin{itemize}  
\item [1] User FORCE and Interrupt-based request collision detected  
\item [0] No request collision detected  
\end{itemize}

bit 2  \textbf{RQCOL2}: Channel 2 Transfer Request Collision Flag bit  
\begin{itemize}  
\item [1] User FORCE and Interrupt-based request collision detected  
\item [0] No request collision detected  
\end{itemize}

bit 1  \textbf{RQCOL1}: Channel 1 Transfer Request Collision Flag bit  
\begin{itemize}  
\item [1] User FORCE and Interrupt-based request collision detected  
\item [0] No request collision detected  
\end{itemize}

bit 0  \textbf{RQCOL0}: Channel 0 Transfer Request Collision Flag bit  
\begin{itemize}  
\item [1] User FORCE and Interrupt-based request collision detected  
\item [0] No request collision detected  
\end{itemize}

Note 1: The number of DMA channels is product specific. Each bit corresponds to a DMA channel. Refer to the “Direct Memory Access (DMA)” chapter in the specific device data sheet for availability.
### Register 22-12: DMALCA: DMA Last Channel Active Status Register

<table>
<thead>
<tr>
<th>bit 15-4</th>
<th>Unimplemented: Read as ‘0’</th>
</tr>
</thead>
<tbody>
<tr>
<td>bit 3-0</td>
<td>LSTCH&lt;3:0&gt;: Last DMAC Channel Active Status bits</td>
</tr>
<tr>
<td>1111</td>
<td>No DMA transfer has occurred since system Reset</td>
</tr>
<tr>
<td>1110</td>
<td>Last data transfer was handled by Channel 14</td>
</tr>
<tr>
<td>1101</td>
<td>Last data transfer was handled by Channel 13</td>
</tr>
<tr>
<td>1100</td>
<td>Last data transfer was handled by Channel 12</td>
</tr>
<tr>
<td>1011</td>
<td>Last data transfer was handled by Channel 11</td>
</tr>
<tr>
<td>1010</td>
<td>Last data transfer was handled by Channel 10</td>
</tr>
<tr>
<td>1001</td>
<td>Last data transfer was handled by Channel 9</td>
</tr>
<tr>
<td>1000</td>
<td>Last data transfer was handled by Channel 8</td>
</tr>
<tr>
<td>0111</td>
<td>Last data transfer was handled by Channel 7</td>
</tr>
<tr>
<td>0110</td>
<td>Last data transfer was handled by Channel 6</td>
</tr>
<tr>
<td>0101</td>
<td>Last data transfer was handled by Channel 5</td>
</tr>
<tr>
<td>0100</td>
<td>Last data transfer was handled by Channel 4</td>
</tr>
<tr>
<td>0011</td>
<td>Last data transfer was handled by Channel 3</td>
</tr>
<tr>
<td>0010</td>
<td>Last data transfer was handled by Channel 2</td>
</tr>
<tr>
<td>0001</td>
<td>Last data transfer was handled by Channel 1</td>
</tr>
<tr>
<td>0000</td>
<td>Last data transfer was handled by Channel 0</td>
</tr>
</tbody>
</table>

**Legend:**
- **R** = Readable bit  
- **W** = Writable bit  
- **U** = Unimplemented bit, read as ‘0’  
- **-n** = Value at POR  
- **‘1’** = Bit is set  
- **‘0’** = Bit is cleared  
- **x** = Bit is unknown

**Note 1:** The number of DMA channels is product specific. Refer to the “Direct Memory Access (DMA)” chapter in the specific device data sheet for availability.
Register 22-13: DMAPPS: DMA Ping-Pong Status Register(1)

<table>
<thead>
<tr>
<th>bit 15</th>
<th>bit 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>—</td>
<td>U-0</td>
</tr>
<tr>
<td>PPST14</td>
<td>R-0</td>
</tr>
<tr>
<td>PPST13</td>
<td>R-0</td>
</tr>
<tr>
<td>PPST12</td>
<td>R-0</td>
</tr>
<tr>
<td>PPST11</td>
<td>R-0</td>
</tr>
<tr>
<td>PPST10</td>
<td>R-0</td>
</tr>
<tr>
<td>PPST9</td>
<td>R-0</td>
</tr>
<tr>
<td>PPST8</td>
<td>R-0</td>
</tr>
</tbody>
</table>

Legend:

R = Readable bit  W = Writable bit  U = Unimplemented bit, read as '0'
-n = Value at POR  '1' = Bit is set  '0' = Bit is cleared  x = Bit is unknown

bit 15  Unimplemented: Read as '0'
bit 14  PPST14: Channel 14 Ping-Pong Mode Status Flag bit
        1 = DMASTB14 register selected
        0 = DMASTA14 register selected
bit 13  PPST13: Channel 13 Ping-Pong Mode Status Flag bit
        1 = DMASTB13 register selected
        0 = DMASTA13 register selected
bit 12  PPST12: Channel 12 Ping-Pong Mode Status Flag bit
        1 = DMASTB12 register selected
        0 = DMASTA12 register selected
bit 11  PPST11: Channel 11 Ping-Pong Mode Status Flag bit
        1 = DMASTB11 register selected
        0 = DMASTA11 register selected
bit 10  PPST10: Channel 10 Ping-Pong Mode Status Flag bit
        1 = DMASTB10 register selected
        0 = DMASTA10 register selected
bit 9   PPST9 : Channel 9 Ping-Pong Mode Status Flag bit
        1 = DMASTB9 register selected
        0 = DMASTA9 register selected
bit 8   PPST8 : Channel 8 Ping-Pong Mode Status Flag bit
        1 = DMASTB8 register selected
        0 = DMASTA8 register selected
bit 7   PPST7 : Channel 7 Ping-Pong Mode Status Flag bit
        1 = DMASTB7 register selected
        0 = DMASTA7 register selected
bit 6   PPST6 : Channel 6 Ping-Pong Mode Status Flag bit
        1 = DMASTB6 register selected
        0 = DMASTA6 register selected
bit 5   PPST5 : Channel 5 Ping-Pong Mode Status Flag bit
        1 = DMASTB5 register selected
        0 = DMASTA5 register selected
bit 4   PPST4 : Channel 4 Ping-Pong Mode Status Flag bit
        1 = DMASTB4 register selected
        0 = DMASTA4 register selected

Note 1: The number of DMA channels is product specific. Each bit corresponds to a DMA channel. Refer to the “Direct Memory Access (DMA)” chapter in the specific device data sheet for availability.
Register 22-13: DMAPPS: DMA Ping-Pong Status Register(1) (Continued)

bit 3  **PPST3**: Channel 3 Ping-Pong Mode Status Flag bit
   1 = DMASTB3 register selected
   0 = DMASTA3 register selected

bit 2  **PPST2**: Channel 2 Ping-Pong Mode Status Flag bit
   1 = DMASTB2 register selected
   0 = DMASTA2 register selected

bit 1  **PPST1**: Channel 1 Ping-Pong Mode Status Flag bit
   1 = DMASTB1 register selected
   0 = DMASTA1 register selected

bit 0  **PPST0**: Channel 0 Ping-Pong Mode Status Flag bit
   1 = DMASTB0 register selected
   0 = DMASTA0 register selected

**Note 1:** The number of DMA channels is product specific. Each bit corresponds to a DMA channel. Refer to the “Direct Memory Access (DMA)” chapter in the specific device data sheet for availability.
22.3  DMA BLOCK DIAGRAM

Figure 22-2 is a block diagram that shows how DMA integrates into the dsPIC33E/PIC24E internal architecture. The CPU communicates with conventional SRAM across the X-bus. It also communicates with Port 1 of the Dual Port SRAM (DPSRAM) block across the same X-bus. The CPU communicates with the peripherals across a separate Peripheral X-bus, which also resides within X data space.

On devices with dual-ported SRAM, the DMA channels communicate with PORT 2 of the DPSRAM and the DMA port of each of the DMA-ready peripherals across a dedicated DMA bus.

Unlike other architectures, the dsPIC33E/PIC24E CPU is capable of a read and a write access within each CPU bus cycle. Similarly, DMA can complete the transfer of a byte or word every bus cycle across its dedicated bus. This also ensures that all DMA transfers are not interrupted. That is, once the transfer has started, it will complete within the same cycle, regardless of other channel activity.

In addition, DMA can access the entire data memory space (SRAM and DPSRAM). The Data Memory Bus Arbiter will be utilized when either the CPU or DMA tries to access non dual-ported SRAM, which results in potential DMA or CPU stalls.

The user application can designate any DMA-ready peripheral interrupt to be a DMA request, the term given to an IRQ when it is directed to the DMA. It is assumed that when a DMA channel is configured to respond to a particular interrupt as a DMA request, the corresponding CPU interrupt is disabled, otherwise a CPU interrupt will also be requested.

Each DMA channel can also be triggered manually through software. Setting the FORCE bit in the DMAxCON register initiates a manual DMA request that is subject to the same arbitration as all interrupt-based DMA requests (see 22.8 “DMA Channel Arbitration and Overruns”).

Note 1: CPU and DMA address buses are not shown for clarity.

2: Refer to the “Direct Memory Access (DMA)” chapter in the specific device data sheet for availability.
22.4 DMA DATA TRANSFER

Figure 22-3 illustrates data transfer between a peripheral and the Dual Port SRAM.

A. In this example, DMA Channel 5 is configured to operate with DMA Ready Peripheral 1.
B. When data is ready to be transferred from the peripheral, a DMA request is issued by the peripheral. The DMA request is arbitrated with any other coincident requests. If this channel has the highest priority, the transfer is completed during the next cycle. Otherwise, the DMA request remains pending until it becomes the highest priority.
C. The DMA channel executes a data read from the designated peripheral address, which is user-application defined within the active channel.
D. The DMA channel writes the data to the designated DPSRAM address.

This example represents Register Indirect mode, where the DPSRAM address is designated within the DMA channel via the DMA registers (DMAxSTA or DMAxSTB). In Peripheral Indirect mode, the DPSRAM address is derived from the peripheral, not the active channel. More information on this topic is presented in 22.6.6 “Peripheral Indirect Addressing Mode”.

The entire DMA read and write transfer operation is accomplished uninterrupted in a single instruction cycle. During this entire process, a DMA request remains latched in the DMA channel until the data transfer is complete.

The DMA channel concurrently monitors the Transfer Counter register (DMA5CNT). When the transfer count reaches a user-application specified limit, data transfer is considered complete and a CPU interrupt is asserted to alert the CPU to process the newly received data.

During the data transfer cycle, the DMA controller continues to arbitrate pending or subsequent DMA requests to maximize throughput.

Data transfer between a peripheral and SRAM will be similar to the example shown in Figure 22-3; however, all access to SRAM will be gated via an arbiter, which can result in potential DMA or CPU stalls.
Figure 22-3: DMA Data Transfer Example for DPSRAM

A Peripheral 1 configured for DMA Channel 5

B Peripheral has data to transfer to DMA Channel 5

C DMA Channel 5 reads data from Peripheral 1

D DMA Channel 5 writes data to DPSRAM
22.5 DMA SETUP

For DMA data transfer to function properly, the DMA channels and peripherals must be appropriately configured:

- DMA channels must be associated with peripherals (see 22.5.1 “DMA Channel to Peripheral Association Setup”)
- Peripherals must be properly configured (see 22.5.2 “Peripheral Configuration Setup”)
- DPSRAM (or RAM) data start addresses must be initialized (see 22.5.3 “Memory Address Initialization”)
- Initializing DMA transfer count must be initialized (see 22.5.4 “DMA Transfer Count Setup”)
- Appropriate addressing and operating modes must be selected (see 22.6 “DMA Operating Modes”)

22.5.1 DMA Channel to Peripheral Association Setup

The DMA channel needs to know which peripheral target address to read from or write to, and when to do so. This information is configured in the DMA Channel x Peripheral Address register (DMAxPAD) and DMA Channel x IRQ Select register (DMAxREQ), respectively.

Table 22-1 lists the values to be written to these registers to associate a particular peripheral with a given DMA channel.
If two DMA channels select the same peripheral as the source of their DMA request, both channels receive the DMA request simultaneously. However, the highest priority channel executes its transfer first, leaving the other channel pending. This situation is common where a single DMA request is used to move data both from and to a peripheral (for example, SPI). Two DMA channels are used, where one is allocated for peripheral reads, and the other is allocated for peripheral data writes. Both channels use the same DMA request.

If the DMAxPAD register is initialized to a value not listed in the Table 22-1, DMA channel writes to this peripheral address will be ignored. DMA channel reads from this address will result in a read of ‘0’.

### Table 22-1: DMA Channel to Peripheral Associations

<table>
<thead>
<tr>
<th>Peripheral to DMA Association</th>
<th>DMAxREQ Register IRQSEL&lt;7:0&gt; Bits</th>
<th>DMAxPAD Register (Values to Read from Peripheral)</th>
<th>DMAxPAD Register (Values to Write to Peripheral)</th>
</tr>
</thead>
<tbody>
<tr>
<td>INT0 – External Interrupt 0</td>
<td>00000000</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>IC1 – Input Capture 1</td>
<td>00000001</td>
<td>0x0144 (IC1BUF)</td>
<td>—</td>
</tr>
<tr>
<td>IC2 – Input Capture 2</td>
<td>00000101</td>
<td>0x014C (IC2BUF)</td>
<td>—</td>
</tr>
<tr>
<td>IC3 – Input Capture 3</td>
<td>00100101</td>
<td>0x0154 (IC3BUF)</td>
<td>—</td>
</tr>
<tr>
<td>IC4 – Input Capture 4</td>
<td>00100110</td>
<td>0x015C (IC4BUF)</td>
<td>—</td>
</tr>
<tr>
<td>OC1 – Output Compare 1</td>
<td>00000101</td>
<td>—</td>
<td>0x0906 (OC1R) 0x0904 (OC1RS)</td>
</tr>
<tr>
<td>OC2 – Output Compare 2</td>
<td>00001110</td>
<td>—</td>
<td>0x0910 (OC2R) 0x090E (OC2RS)</td>
</tr>
<tr>
<td>OC3 – Output Compare 3</td>
<td>00011001</td>
<td>—</td>
<td>0x091A (OC3R) 0x0918 (OC3RS)</td>
</tr>
<tr>
<td>OC4 – Output Compare 4</td>
<td>00011010</td>
<td>—</td>
<td>0x0924 (OC4R) 0x0922 (OC4RS)</td>
</tr>
<tr>
<td>TMR2 – Timer2</td>
<td>00001111</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>TMR3 – Timer3</td>
<td>00010000</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>TMR4 – Timer4</td>
<td>00011011</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>TMR5 – Timer5</td>
<td>00011100</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>SPI1 Transfer Done</td>
<td>00001010</td>
<td>0x0248 (SPI1BUF)</td>
<td>0x0248 (SPI1BUF)</td>
</tr>
<tr>
<td>SPI2 Transfer Done</td>
<td>00100001</td>
<td>0x0268 (SPI2BUF)</td>
<td>0x0268 (SPI2BUF)</td>
</tr>
<tr>
<td>SPI3 Transfer Done</td>
<td>01011011</td>
<td>0x02A8 (SPI3BUF)</td>
<td>0x02A8 (SPI3BUF)</td>
</tr>
<tr>
<td>SPI4 Transfer Done</td>
<td>01111011</td>
<td>0x02C8 (SPI4BUF)</td>
<td>0x02C8 (SPI4BUF)</td>
</tr>
<tr>
<td>UART1RX – UART1 Receiver</td>
<td>00010111</td>
<td>0x0226 (U1RXREG)</td>
<td>—</td>
</tr>
<tr>
<td>UART1TX – UART1 Transmitter</td>
<td>00011100</td>
<td>—</td>
<td>0x0224 (U1TXREG)</td>
</tr>
<tr>
<td>UART2RX – UART2 Receiver</td>
<td>00111111</td>
<td>0x0236 (U2RXREG)</td>
<td>—</td>
</tr>
<tr>
<td>UART2TX – UART2 Transmitter</td>
<td>00111111</td>
<td>—</td>
<td>0x0234 (U2TXREG)</td>
</tr>
<tr>
<td>UART3RX – UART3 Receiver</td>
<td>01010010</td>
<td>0x0256 (U3RXREG)</td>
<td>—</td>
</tr>
<tr>
<td>UART3TX – UART3 Transmitter</td>
<td>01010011</td>
<td>—</td>
<td>0x0254 (U3TXREG)</td>
</tr>
<tr>
<td>UART4RX – UART4 Receiver</td>
<td>01010000</td>
<td>0x02B6 (U4RXREG)</td>
<td>—</td>
</tr>
<tr>
<td>UART4TX – UART4 Transmitter</td>
<td>01011001</td>
<td>—</td>
<td>0x02B4 (U4TXREG)</td>
</tr>
<tr>
<td>ECAN1 – RX Data Ready</td>
<td>01000010</td>
<td>0x0440 (C1RXD)</td>
<td>—</td>
</tr>
<tr>
<td>ECAN1 – TX Data Request</td>
<td>01000110</td>
<td>—</td>
<td>0x0442 (C1TXD)</td>
</tr>
<tr>
<td>ECAN2 – RX Data Ready</td>
<td>01100111</td>
<td>0x0540 (C2RXD)</td>
<td>—</td>
</tr>
<tr>
<td>ECAN2 – TX Data Request</td>
<td>01000111</td>
<td>—</td>
<td>0x0542 (C2TXD)</td>
</tr>
<tr>
<td>DCI – CODEC Transfer Done</td>
<td>00111100</td>
<td>0x0290 (RXBUF0)</td>
<td>0x0298 (TXBUF0)</td>
</tr>
<tr>
<td>ADC1 – ADC1 Convert Done</td>
<td>00011001</td>
<td>0x0300 (ADC1BUF0)</td>
<td>—</td>
</tr>
<tr>
<td>ADC2 – ADC2 Convert Done</td>
<td>00011010</td>
<td>0x0340 (ADC2BUF0)</td>
<td>—</td>
</tr>
<tr>
<td>PMP – PMP Data Move</td>
<td>00011011</td>
<td>0x0608 (PMDIN1)</td>
<td>0x0608 (PMDIN1)</td>
</tr>
</tbody>
</table>

**Note 1:** For a list of DMA-supported peripherals, refer to the “Direct Memory Access (DMA)” chapter in the specific device data sheet.

If two DMA channels select the same peripheral as the source of their DMA request, both channels receive the DMA request simultaneously. However, the highest priority channel executes its transfer first, leaving the other channel pending. This situation is common where a single DMA request is used to move data both from and to a peripheral (for example, SPI). Two DMA channels are used, where one is allocated for peripheral reads, and the other is allocated for peripheral data writes. Both channels use the same DMA request.

If the DMAxPAD register is initialized to a value not listed in the Table 22-1, DMA channel writes to this peripheral address will be ignored. DMA channel reads from this address will result in a read of ‘0’.
22.5.2 Peripheral Configuration Setup

The second step in the DMA setup process is to properly configure DMA-ready peripherals for DMA operation. Table 22-2 outlines the configuration requirements for DMA-ready peripherals.

### Table 22-2: Configuration Considerations for DMA-Ready Peripherals

<table>
<thead>
<tr>
<th>DMA-Ready Peripheral</th>
<th>Configuration Considerations</th>
</tr>
</thead>
<tbody>
<tr>
<td>ECAN™</td>
<td>ECAN buffers are managed by the DMA. The overall size of the CAN buffer area and FIFO is specified by the user application and must be defined via the DMA Buffer Size bits (DMABS&lt;2:0&gt;) in the ECAN FIFO Control register (C1FCTRL). Sample code is shown in Example 22-9.</td>
</tr>
<tr>
<td>Data Converter Interface (DCI)</td>
<td>The DCI must be configured to generate an interrupt for every buffered data word by setting Buffer Length Control bits (BLEN&lt;1:0&gt;) to ‘00’ in the DCI Control 2 register (DCICON2). The same DCI interrupt must be used as the request for two DMA channels to support RX and TX data transfers. If the DCI module is operating as master and only receiving data, the second DMA channel must be used to send dummy transmit data. Sample code is shown in Example 22-11.</td>
</tr>
<tr>
<td>10-bit/12-bit Analog-to-Digital Converter (ADC)</td>
<td>When the ADC is used with the DMA in Peripheral Indirect mode, the Increment Rate for the DMA Addresses bits (SMPI&lt;4:0&gt;) in the ADCx Control 2 register (ADCxCON2), and the number of DMA Buffer Locations per Analog Input bits (DMABL&lt;2:0&gt;) in the ADCx Control 4 register (ADCxCON4) must be set properly. Also, the DMA Buffer Build Mode bit (ADDMABM) in the ADCx Control 1 register (ADxCON1) must be properly set for ADC address generation. See 22.6.6.1 “ADC Support for DMA Address Generation” for detailed information. Sample code is shown in Example 22-5 and Example 22-7.</td>
</tr>
<tr>
<td>Serial Peripheral Interface (SPI)</td>
<td>If the SPI module is operating as the master and only receiving data, the second DMA channel must be allocated and used to send dummy transmit data. Alternatively, a single DMA channel can be used in Null Data Write mode. See 22.6.11 “Null Data Write Mode” for detailed information. Sample code is shown in Example 22-12.</td>
</tr>
<tr>
<td>UART</td>
<td>UART must be configured to generate interrupts for every character received or transmitted. For the UART receiver to generate an RX interrupt for each character received, Receive Interrupt Mode Selection bits (URXISEL&lt;1:0&gt;) must be set to ‘00’ or ‘01’ in the Status and Control register (UxSTA). For the UART transmitter to generate a TX interrupt for each character transmitted, Transmission Interrupt Mode Selection bits, UTXISEL0 and UTXISEL1, must be set to ‘0’ in the Status and Control register (UxSTA). Sample code is shown in Example 22-10. The DMA channel for UART receiver should be configured for Word mode if the status bits are to be monitored. For more details, refer to Section 17. “UART” (DS70582) in the “dsPIC33E/PIC24E Family Reference Manual”.</td>
</tr>
<tr>
<td>Input Capture</td>
<td>The Input Capture module must be configured to generate an interrupt for each capture event by setting the Number of Captures per Interrupt bits (ICI&lt;1:0&gt;) to ‘00’ in the Input Capture Control register (ICxCON). Sample code is shown in Example 22-4.</td>
</tr>
<tr>
<td>Output Compare</td>
<td>The Output Compare module requires no special configuration to work with DMA. Typically, however, the timer is used to provide the DMA request, and it needs to be properly configured. Sample code is shown in Example 22-3.</td>
</tr>
<tr>
<td>External Interrupt and Timers</td>
<td>Only External Interrupt 0 and Timers 2 and 3 can be selected for a DMA request. Although, these peripherals do not support DMA transfers themselves, they can be used to trigger DMA transfers for other DMA supported peripherals. For example, Timer2 can trigger DMA transactions for the Output Compare peripheral in PWM mode. Sample code is shown in Example 22-3.</td>
</tr>
</tbody>
</table>

An error condition within a DMA-enabled peripheral generally sets a status flag and generates an interrupt (if interrupts are enabled by the user application). When a peripheral is serviced by the CPU, the data interrupt handler is required to check for error flags and, if necessary, take appropriate action. However, when a peripheral is serviced by the DMA channel, the DMA can only respond to data transfer requests and it is not aware of any subsequent error conditions. All error conditions in DMA compatible peripherals must have an associated interrupt enabled and be serviced by the user-defined Interrupt Service Routine (ISR), if such an interrupt is present in the peripheral.
22.5.3 Memory Address Initialization

The third DMA setup requirement is to allocate memory buffers for DMA access in either DPSRAM or SRAM space. The availability, location, and size of the DPSRAM area depends on the dsPIC33E/PIC24E device (refer to the “Direct Memory Access (DMA)” chapter in the specific device data sheet for information). Figure 22-4 shows a DPSRAM area of 4 Kbytes for dsPIC33E/PIC24E devices with 52 Kbytes of RAM.

Figure 22-4: Data Memory Map for dsPIC33E/PIC24E Family Devices with 52 Kbytes RAM

The CPU can access the entire memory area comprising the DPSRAM (DMA RAM) and the normal RAM area. The DMA module can access the DPS RAM without having to incur any arbitration delays since there is a separate dedicated bus to this area only. The Data Memory Bus Arbiter is utilized when either the CPU or DMA attempt to access non-dual-ported SRAM, resulting in potential DMA or CPU stalls.

To operate properly, the DMA module needs to know the DPSRAM or RAM address to read from or write to. This information is configured in the DMA Channel x Start Address Register A (DMAxSTAH and DMAxSTAL) and DMA Channel x Start Address Register B (DMAxSTBH and DMAxSTBL).
Figure 22-5 is an example that shows how the primary and secondary DMA Channel 4 buffers are set up on the dsPIC33E/PIC24E device at address 0xD000 and 0xD010, respectively.

In this example, you must be familiar with the memory layout for the device in order to hard code this information into the application. Also, you must use pointer arithmetic to access these buffers after the DMA transfer is complete. As a result, this implementation is difficult to port from one processor to another.

![Primary and Secondary Buffer Allocation in DMA Memory](image)

The MPLAB® C Compiler for dsPIC® DSCs simplifies DMA buffer initialization and access by providing built-in C language primitives for that purpose. For example, the code in Figure 22-6 allocates two buffers in the regular data memory and initializes the DMA channel to point to them. The code in Figure 22-7 allocates two buffers in the DMA memory in the extended data space and initializes the DMA channel to point to them.

![Primary and Secondary DMA Buffer Allocation with MPLAB® IDE - Case 1](image)

Note: If the buffers are in the extended data space, then __eds__ tag must be used to declare the buffers.
22.5.4 DMA Transfer Count Setup

In the fourth step of the DMA setup process, each DMA channel must be programmed to service \( N + 1 \) number of requests before the data block transfer is considered complete. The value ‘\( N \)’ is specified by programming the DMA Channel x Transfer Count register (DMAxCNT). That is, a DMAxCNT value of ‘0’ will transfer one element.

The value of the DMAxCNT register is independent of the transfer data size (byte or word), which is specified in the SIZE bit in the DMAxCON register.

If the DMAxCNT register is initialized to a value that will result in the DMA channel reading or writing RAM addresses outside of accessible space, DMA channel writes to this memory address are ignored. DMA channel reads from this memory address result in a read of ‘0’.

22.5.5 Operating Mode Setup

The fifth and final step in DMA setup is to specify the mode of operation for each DMA channel by configuring the DMA Channel x Control register (DMAxCON). See 22.6 “DMA Operating Modes” for specific setup information.
22.6 DMA OPERATING MODES

DMA channel supports these modes of operation:
- Word or byte data transfer
- Transfer direction (peripheral to memory, or memory to peripheral)
- Full or half transfer interrupts to CPU
- Post-Increment or static memory addressing
- Peripheral Indirect Addressing
- One-Shot or continuous block transfers
- Auto-switch between two start addresses offsets (DMAxSTA or DMAxSTB) after each transfer complete (Ping-Pong mode)
- Null Data Write mode

Additionally, DMA supports a manual mode, which forces a single DMA transfer.

22.6.1 Word or Byte Data Transfer

Each DMA channel can be configured to transfer data by word or byte. Word data can only be moved to and from aligned (even) addresses. But, byte data can be moved to or from any (legal) address.

If the SIZE bit (DMAxCON<14>) is clear, word-sized data is transferred. If Register Indirect with Post-Increment Addressing mode is enabled, the address is post-incremented by 2 after every word transfer (see 22.6.5 “Register Indirect without Post-increment Addressing Mode”).

If the SIZE bit is set, byte-sized data is transferred. If Register Indirect with Post-Increment Addressing mode is enabled, the address is incremented by 1 after every byte transfer.

22.6.2 Transfer Direction

Each DMA channel can be configured to transfer data from a peripheral to the DPSRAM/RAM or from the DPSRAM/RAM to a peripheral.

If the Transfer Direction bit (DIR) in the DMAxCON register is clear, data is read from the peripheral (using the Peripheral Address as provided by DMAxPAD) and the destination write is directed to the DPSRAM/RAM address (using DMAxSTA or DMAxSTB).

If the DIR bit is set, data is read from the DPSRAM/RAM address (using DMAxSTA or DMAxSTB) and the destination write is directed to the peripheral (using the peripheral address, as provided by DMAxPAD).

Once configured, each channel is a unidirectional data conduit. That is, should a peripheral require read and write data using the DMA module, two channels must be assigned – one for read and one for write.

22.6.3 Full or Half-Block Transfer Interrupts

Each DMA channel provides an interrupt to the interrupt controller when block data transfer is complete or half complete. This mode is designated by clearing or setting the HALF bit in the DMA Channel x Control register (DMAxCON):

HALF = 0 (initiate interrupt when all of the data has been moved)
HALF = 1 (initiate interrupt when half of the data has been moved)

When DMA Continuous mode is used, the CPU must be able to process the incoming or outgoing data at least as fast as the DMA is moving it. The half transfer interrupt helps mitigate this problem by generating an interrupt when only half of the data has been transferred. For example, if an ADC is being continuously read by the DMA controller, the half transfer interrupt allows the CPU to process the buffer before it becomes completely full. Provided it never gets ahead of the DMA writes, this scheme can be used to relax the CPU response time requirements. Figure 22-8 illustrates this process.
In all modes, when the HALF bit is set, the DMA issues an interrupt only when the first half of Buffer A and/or B is transferred. No interrupt is issued when Buffer A and/or B is completely transferred. In other words, interrupts are only issued when DMA completes \((\text{DMAxCNT} + 1)/2\) transfers. If \((\text{DMAxCNT} + 1)\) is equal to an odd number, interrupts are issued after \((\text{DMAxCNT} + 2)/2\) transfers.

For example, if DMA3 is configured for One-Shot, Ping-Pong buffers \((\text{MODE}<1:0> = 11)\), and DMA3CNT = 7, two DMA3 interrupts are issued – one after transferring four elements from Buffer A, and one after transferring four elements from Buffer B. (For more information, see 22.6.7 “One-Shot Mode” and 22.6.9 “Ping-Pong Mode”.)

Even though the DMA channel issues an interrupt on either half or full-block transfers, the user application can “manipulate” the DMA channel into issuing an interrupt on half-block and full-block transfers by toggling the value of the HALF bit during each DMA interrupt. For example, if the DMA channel is set up with the HALF bit set to ’1’, an interrupt is issued after each half-block transfer. If the user application resets the HALF bit to ’0’ while the interrupt is being serviced, the DMA issues another interrupt when the full-block transfer is complete.

To enable these interrupts, the corresponding DMA Interrupt Enable bit (DMAxIE) must be set in the Interrupt Enable Control register (IECx) in the Interrupt Controller module.

Example 22-1 shows how DMA Channel 0 interrupt is enabled:

**Example 22-1: Code to Enable DMA Channel 0 Interrupt**

```
IEC0bits.DMA0IE = 1;
```

Each DMA channel transfer interrupt sets a corresponding status flag in the Interrupt Flag Status register (IFSx), which triggers the ISR. The user application must then clear that status flag to prevent the transfer complete ISR from re-executing.

For example, assume DMA Channel 0 interrupt is enabled, DMA Channel 0 transfer has finished and the associated interrupt has been issued to the Interrupt controller. The following code must be present in the DMA Channel 0 ISR to clear the status flag and prevent a pending interrupt.

**Example 22-2: Code to Clear DMA Channel 0 Interrupt**

```
void __attribute__((__interrupt__,no_auto_psv)) _DMA0Interrupt(void) {
    .
    .
    .
    IFS0bits.DMA0IF = 0;
}
```
22.6.4 Register Indirect with Post-Increment Addressing Mode

Register Indirect with Post-Increment Addressing mode is used to move blocks of data by incrementing the DPSRAM/RAM address after each transfer.

The DMA channel defaults to this mode after the DMA controller is reset. This mode is selected by programming the Addressing Mode Select bits (AMODE<1:0>) to '00' in the DMA Channel Control register (DMAxCON). In this mode, the Start Address register (DMAxSTA or DMAxSTB) provides the starting address of memory buffer.

The user application determines the latest transfer address by reading the Start Address register. However, the contents of this register are not modified by the DMA controller.

Figure 22-9 illustrates data transfer in this mode.

Figure 22-9: Data Transfer with Register Indirect with Post-Increment Addressing

A DMA Channel 3, First Transfer

Transfer 1

Data 1
Data 2
Data 3

Peripheral 1
DMA Channel 3

DMA3STA + 0
DMA3STA + 1
DMA3STA + 2

B DMA Channel 3, Second Transfer

Transfer 2

Data 1
Data 2
Data 3

Peripheral 1
DMA Channel 3

DMA3STA + 0
DMA3STA + 1
DMA3STA + 2

C DMA Channel 3, Third Transfer

Transfer 3

Data 1
Data 2
Data 3

Peripheral 1
DMA Channel 3

DMA3STA + 0
DMA3STA + 1
DMA3STA + 2
### Example 22-3: Code for Output Compare and DMA with Register Indirect Post-Increment Mode

Set up Output Compare 1 module for PWM mode:

```c
OC1CON1 = 0;  // Reset OC module
OC1CON2 = 0;
OC1R  = 0x60;  // Initialize PWM Duty Cycle
OC1RS = 0x60;  // Initialize PWM Duty Cycle Buffer
OC1CONbits.OCM = 6;  // Configure OC for the PWM mode
```

Set up DMA Channel 3 for Post Increment mode with Timer2 Request source:

```c
__eds__ unsigned int BufferA[32] __attribute__((eds));
/* Insert code here to initialize BufferA with desired Duty Cycle values */
DMA3CONbits.AMODE = 0;  // Configure DMA for Register Indirect mode
// with post-increment
DMA3CONbits.MODE = 0;  // Configure DMA for Continuous mode
DMA3CONbits.DIR   = 1;  // RAM-to-Peripheral data transfers
DMA3PAD = (volatile unsigned int)&OC1RS;  // Point DMA to OC1RS
DMA3CNT = 31;  // 32 DMA request
DMA3REQ = 7;  // Select Timer2 as DMA request source
DMA3STAL = __builtin_dmaoffset(BufferA);
DMA3STAH = 0x0000;
IFS2bits.DMA3IF = 0;  // Clear the DMA Interrupt Flag bit
IEC2bits.DMA3IE = 1;  // Set the DMA Interrupt Enable bit
DMA3CONbits.CHEN = 1;  // Enable DMA
```

Set up Timer2 for Output Compare PWM mode:

```c
PR2 = 0xBF;  // Initialize PWM period
T2CONbits.TON = 1;  // Start Timer2
```

Set up DMA Channel 3 Interrupt Handler:

```c
void __attribute__((__interrupt__,no_auto_psv)) _DMA3Interrupt(void)
{
    /* Update BufferA with new Duty Cycle values if desired here */
    IFS2bits.DMA3IF = 0;  // Clear the DMA3 Interrupt Flag
}
```
22.6.5 Register Indirect without Post-increment Addressing Mode

Register Indirect without Post-Increment Addressing mode is used to move blocks of data without incrementing the starting address of the data buffer after each transfer. In this mode, the Start Address register (DMAxSTA or DMAxSTB) provides the starting address of the memory buffer. When the DMA data transfer takes place, the memory address does not increment to the next location. So, the next DMA data transfer is initiated to the same memory address.

This mode is selected by programming the Addressing Mode Select bits (AMODE<1:0>) to ‘01’ in the DMA Channel Control register (DMAxCON).

If the addressing mode is changed to Register Indirect without Post-Increment Addressing mode while the DMA channel is active (i.e., after some DMA transfers have occurred), the DMA address will point to the current buffer location (i.e., not the contents of the DMAxSTA or DMAxSTB, which by then could differ from the current buffer location). Figure 22-10 illustrates data transfer from the peripheral to the memory, contrasting the use with and without post-increment addressing.

Figure 22-10: Contrast of Data Transfer with and without Post-Increment Addressing

A. DMA Channel 0, First Transfer (with Post-Increment Addressing)

Peripheral 1 → DMA Channel 0 → Transfer 1 → Data 0

```
DMA3STA + 0
DMA3STA + 1
DMA3STA + 2
DMA3STA + 3
```

B. DMA Channel 0, Second Transfer (with Post-Increment Addressing)

Peripheral 1 → DMA Channel 0 → Transfer 2 → Data 0, Data 1

```
DMA3STA + 0
DMA3STA + 1
DMA3STA + 2
DMA3STA + 3
```

C. DMA Channel 0, Third Transfer (mode changed to without Post-Increment Addressing)

Peripheral 1 → DMA Channel 0 → Transfer 3 → Data 0, Data 1, Data 2

```
DMA3STA + 0
DMA3STA + 1
DMA3STA + 2
DMA3STA + 3
```

D. DMA Channel 0, Fourth Transfer (without Post-Increment Addressing)

Peripheral 1 → DMA Channel 0 → Transfer 4 → Data 0, Data 1, Data 3

```
DMA3STA + 0
DMA3STA + 1
DMA3STA + 2
DMA3STA + 3
```
22.6.6 Peripheral Indirect Addressing Mode

Peripheral Indirect Addressing mode is a special addressing mode where the peripheral, not the DMA channel, provides the variable part of the DPSRAM/RAM address. That is, the peripheral generates the Least Significant bits (LSbs) of the DPSRAM/RAM address, while the DMA channel provides the fixed buffer base address. However, the DMA channel continues to coordinate the actual data transfer, keeps track of the transfer count and generates the corresponding CPU interrupts.

Peripheral Indirect Addressing mode can operate bidirectionally, depending upon the peripheral need, so the DMA channel still needs to be configured appropriately to support target peripheral read or write.

Peripheral Indirect Addressing mode is selected by programming the Addressing Mode Select bits (AMODE<1:0>) to ‘1x’ in the DMA Channel Control register (DMAxCON).

The DMA capability in Peripheral Indirect Addressing mode can be specifically tailored to meet the needs of each peripheral that supports it. The peripheral defines the address sequence for accessing the data within the memory allowing it, for example, to sort incoming ADC data into multiple buffers, relieving the CPU of the task.

If Peripheral Indirect Addressing mode is supported by a peripheral, a DMA request interrupt from that peripheral is accompanied by an address that is presented to the DMA channel. If the DMA channel that responds to the request is also enabled for Peripheral Indirect Addressing, it will logically OR the buffer base address with the zero extended incoming Peripheral Indirect Address to create the actual memory address, as shown in Figure 22-11.
The peripheral determines how many Least Significant address bits it will control. The application program must select a base address for the buffer in memory and ensure that the corresponding number of Least Significant bits of that address offset are zero. As with other modes, when the DMA Start Address register is read, it returns a value of the latest memory transfer address, which includes the address calculation described above. If the DMA channel is not configured for Peripheral Indirect Addressing, the incoming address is ignored and the data transfer occurs as normal.

Peripheral Indirect Addressing mode is compatible with all other operating modes and is currently supported by the ADC and ECAN modules.

22.6.6.1 ADC SUPPORT FOR DMA ADDRESS GENERATION

In Peripheral Indirect Addressing mode, the peripheral defines the addressing sequence, which is more tailored to peripheral functionality. For example, if the ADC is configured to continuously convert inputs 0 through 3 in sequence (for example, 0, 1, 2, 3, 0, 1, and so on) and is associated with a DMA channel that is configured for Register Indirect Addressing with Post-Increment, the DMA transfer moves this data into a sequential buffer as shown in Figure 22-12. Example 22-5 illustrates the code for this configuration.
**Example 22-5:  Code for Data Transfer from ADC with Register Indirect Addressing**

**Set up ADC1 for Channel 0-3 sampling:**

- **AD1CON1 bits:**
  - FORM = 3; // Data Output Format: Signed Fraction (Q15 format)
  - SSRC = 2; // Sample Clock Source: GP Timer starts conversion
  - ASAM = 1; // Sampling begins immediately after conversion
  - AD12B = 0; // 10-bit ADC operation
  - SIMSAM = 0; // Samples individual channels sequentially

- **AD1CON2 bits:**
  - BUFM = 0;
  - CSCNA = 1; // Scan CH0+ Input Selections during Sample A bit
  - CHPS = 0; // Converts CH0

- **AD1CON3 bits:**
  - ADRC = 0; // ADC Clock is derived from Systems Clock
  - ADCS = 63; // ADC Conversion Clock

- **AD1CON4 bits:**
  - ADDMAEN = 1;

- **AD1CHS0 bits:**
  - CH0SA = 0; // MUXA +ve input selection (AIN0) for CH0
  - CH0NA = 0; // MUXA -ve input selection (V REF-) for CH0

- **AD1CHS123 bits:**
  - CH123SA = 0; // MUXA +ve input selection (AIN0) for CH1
  - CH123NA = 0; // MUXA -ve input selection (V REF-) for CH1

- **AD1CSSH/AD1CSSL bits:**
  - Scan AIN0, AIN1, AIN2, AIN3 inputs

**Set up Timer3 to trigger ADC1 conversions:**

- **TMR3 = 0x0000;**
- **PR3 = 4999;** // Trigger ADC1 every 125 μs @ 40 MIPS
- **IFS0 bits:**
  - T3IF = 0; // Clear Timer3 interrupt
  - IEC0 bits:**
  - T3IE = 0; // Disable Timer3 interrupt

- **T3CON bits:**
  - TON = 1; // Start Timer3

**Set up DMA Channel 5 for Register Indirect with Post-Increment Addressing:**

```c
__eds__ unsigned int BufferA[32] __attribute__((eds,space(dma)));
__eds__ unsigned int BufferB[32] __attribute__((eds,space(dma)));
```

- **DMA5CON bits:**
  - AMODE = 0; // Configure DMA for Register Indirect mode
  - MODE = 2; // with post-increment
- **DMA5PAD = (volatile unsigned int)*ADC1BUF0;** // Point DMA to ADC1BUF0
- **DMA5CNT = 31;** // 32 DMA request
- **DMA5REQ = 13;** // Select ADC1 as DMA Request source

```c
DMA5STAL = __builtin_dmaoffset(BufferA);
DMA5STAH = 0x0000;
DMA5STBL = __builtin_dmaoffset(BufferB);
DMA5STBH = 0x0000;
```

- **IFS3 bits:**
  - DMA5IF = 0; // Clear the DMA Interrupt Flag bit
- **IEC3 bits:**
  - DMA5IE = 1; // Set the DMA Interrupt Enable bit
- **DMA5CON bits:**
  - CHEN = 1; // Enable DMA
Example 22-5: Code for Data Transfer from ADC with Register Indirect Addressing (Continued)

Set up DMA Channel 5 Interrupt Handler:

```c
unsigned int DmaBuffer = 0;

void __attribute__((__interrupt__,no_auto_psv)) _DMA5Interrupt(void)
{
    // Switch between Primary and Secondary Ping-Pong buffers
    if(DmaBuffer == 0)
    {
        ProcessADCSamples(BufferA);
    }
    else
    {
        ProcessADCSamples(BufferB);
    }
    DmaBuffer ^= 1;
    IFS3bits.DMA5IF = 0; // Clear the DMA5 Interrupt Flag
}
```

Set up ADC1 for DMA operation:

```c
AD1CON1bits.ADDMABM = 0; // Don't Care: ADC address generation is ignored by DMA
AD1CON2bits.SMPI   = 3; // Don't Care
AD1CON4bits.DMABL   = 3; // Don't Care
IFS0bits.AD1IF      = 0; // Clear Analog-to-Digital Interrupt Flag bit
IEC0bits.AD1IE      = 0; // Do Not Enable Analog-to-Digital interrupt
AD1CON1bits.ADON    = 1; // Turn on the ADC
```

A typical algorithm would operate on a per ADC data channel basis, requiring it to either sort transferred data or index it by jumping unwanted data. Either of these methods requires more code and consumes more execution time. ADC Peripheral Indirect Addressing mode defines a special addressing technique where data for each ADC channel is placed into its own buffer. For the above example, if the DMA channel is configured for Peripheral Indirect Addressing mode, the DMA transfer moves ADC data into separate buffers, as shown in Figure 22-13.

Figure 22-13: Data Transfer from ADC with Peripheral Indirect Addressing
To enable this kind of ADC addressing, the DMA Buffer Build Mode bit (ADDMABM) in the ADCx Control 1 register (ADxCON1) must be cleared. If this bit is set, the ADC generates addresses in the order of conversion (same as DMA Register Indirect Addressing with Post-Increment mode).

As mentioned earlier, the user must pay special attention to the number of Least Significant bits that are reserved for the peripheral when the DMA Start Address registers (DMAxSTA and DMAxSTB) are initialized by the user application. For the ADC, the number of bits depends on the size and number of the ADC buffers.

The number of ADC buffers is initialized with the Increment Rate for DMA Addresses bits (SMPI<4:0>) in the ADCx Control 2 register (ADxCON2). The size of each ADC buffer is initialized with the Number of DMA Buffer Locations per Analog Input bits (DMABL<2:0>) in the ADCx Control 4 register (ADxCON4). For example, if SMPI<4:0> bits are initialized to '011' and DMABL<2:0> bits are initialized to '011', there will be four ADC buffers (SMPI<4:0> + 1), each with eight words (2^8 bits = 64 bytes). This means that the address that is written into the DMAxSTA and DMAxSTB must have 6 (2^6 bits = 64 bytes) Least Significant bits set to zero.

If the MPLAB C Compiler for dsPIC DSCs is used to initialize the DMAxSTA and DMAxSTB registers, proper data alignment must be specified via data attributes. For the above conditions, the code shown in Example 22-6 will properly initialize DMAxSTA and DMAxSTB registers.

**Example 22-6:** DMA Buffer Alignment with MPLAB® C Compiler for dsPIC® DSCs

```
__eds__ intBufferA[4][8] __attribute__((eds,aligned(64)));
__eds__ intBufferB[4][8] __attribute__((eds,aligned(64)));
DMAxSTAL = __builtin_dmaoffset(BufferA);
DMAxSTAH = 0x0000;
DMAxSTBL = __builtin_dmaoffset(BufferB);
DMAxSTBH = 0x0000;
```

Example 22-7 illustrates the code for this configuration.

**Example 22-7:** Code for ADC and DMA with Peripheral Indirect Addressing

**Set up ADC1 for Channel 0-3 sampling:**

```
AD1CON1bits.FORM = 3; // Data Output Format: Signed Fraction (Q15 format)
AD1CON1bits.SSRC = 2; // Sample Clock Source: GP timer starts conversion
AD1CON1bits.ASAM = 1; // Sampling begins immediately after conversion
AD1CON1bits.AD12B = 0; // 10-bit ADC operation
AD1CON1bits.SIMSAM = 0; // Samples multiple channels sequentially
AD1CON2bits.BUFM = 0;
AD1CON2bits.CSCNA = 1; // Scan CH0+ Input Selections during Sample A bit
AD1CON2bits.CHPS = 0; // Converts CH0
AD1CON3bits.ADRC = 0; // ADC clock is derived from systems clock
AD1CON3bits.ADCS = 63; // ADC conversion clock
AD1CON4bits.ADDMAEN = 1; // AD1CHS0: Analog-to-Digital Input Select Register
AD1CHS0bits.CH0SA = 0; // MUXA +ve input selection (AIN0) for CH0
AD1CHS0bits.CH0NA = 0; // MUXA -ve input selection (VREF-) for CH0
AD1CHS123bits.CH123SA = 0; // MUXA +ve input selection (AIN0) for CH1
AD1CHS123bits.CH123NA = 0; // MUXA -ve input selection (VREF-) for CH1
AD1CSSH/AD1CSSL: Analog-to-Digital Input Scan Selection Register
AD1CSSH = 0x0000;
AD1CSSL = 0x000F; // Scan AIN0, AIN1, AIN2, AIN3 inputs
```

**Set up Timer3 to trigger ADC1 conversions:**

```
TMR3 = 0x0000;
PR3 = 4999; // Trigger ADC1 every 125usec
IFS0bits.T3IF = 0; // Clear Timer3 interrupt
IEC0bits.T3IE = 0; // Disable Timer3 interrupt
T3CONbits.TON = 1; // Start Timer3
```
Example 22-7: Code for ADC and DMA with Peripheral Indirect Addressing (Continued)

Set up DMA Channel 5 for Peripheral Indirect Addressing:

```c
struct
{
    unsigned int Adc1Ch0[8];
    unsigned int Adc1Ch1[8];
    unsigned int Adc1Ch2[8];
    unsigned int Adc1Ch3[8];
} BufferA;

struct
{
    unsigned int Adc1Ch0[8];
    unsigned int Adc1Ch1[8];
    unsigned int Adc1Ch2[8];
    unsigned int Adc1Ch3[8];
} BufferB;

DMA5CONbits.AMODE = 2; // Configure DMA for Peripheral Indirect mode
DMA5CONbits.MODE = 2; // Configure DMA for Continuous Ping-Pong mode
DMA5PAD = (volatile unsigned int)&ADC1BUF0; // Point DMA to ADC1BUF0
DMA5CNT = 31; // 32 DMA request (4 buffers, each with 8 words)
DMA5REQ = 13; // Select ADC1 as DMA request source

DMA5STAL = &BufferA;
DMA5STAH = 0x0000;
DMA5STBL = &BufferB;
DMA5STBH = 0x0000;

IFS3bits.DMA5IF = 0; // Clear the DMA5 Interrupt Flag bit
IEC3bits.DMA5IE = 1; // Set the DMA5 Interrupt Enable bit
DMA5CONbits.CHEN=1; // Enable DMA
```

Set up DMA Channel 5 Interrupt Handler:

```c
unsigned int DmaBuffer = 0;

void __attribute__((__interrupt__,no_auto_psv)) _DMA5Interrupt(void)
{
    // Switch between Primary and Secondary Ping-Pong buffers
    if(DmaBuffer == 0)
    {
        ProcessADCSamples(BufferA.Adc1Ch0);
        ProcessADCSamples(BufferA.Adc1Ch1);
        ProcessADCSamples(BufferA.Adc1Ch2);
        ProcessADCSamples(BufferA.Adc1Ch3);
    }
    else
    {
        ProcessADCSamples(BufferB.Adc1Ch0);
        ProcessADCSamples(BufferB.Adc1Ch1);
        ProcessADCSamples(BufferB.Adc1Ch2);
        ProcessADCSamples(BufferB.Adc1Ch3);
    }
    DmaBuffer ^= 1;
    IFS3bits.DMA5IF = 0; // Clear the DMA5 Interrupt Flag
}
```

Set up ADC1 for DMA operation:

```c
ADICON1bits.ADDMABM = 0; // DMA buffers are built in scatter/gather mode
ADICON2bits.SMPI   = 3; // 4 ADC buffers
ADICON4bits.DMABL  = 3; // Each buffer contains 8 words

IFS0bits.AD1IF      = 0; // Clear Analog-to-Digital Interrupt Flag bit
IEC0bits.AD1IE      = 0; // Do Not Enable Analog-to-Digital interrupt
ADICON1bits.ADON   = 1; // Turn on the ADC
```
22.6.6.2 ECAN SUPPORT FOR DMA ADDRESS GENERATION

Peripheral Indirect Addressing can also be used with the ECAN module to let ECAN define more specific addressing functionality. When the dsPIC33E/PIC24E device filters and receives messages via the CAN bus, the messages can be categorized into two groups:

- Received messages that must be processed
- Received messages that must be forwarded to other CAN nodes without processing

In the first case, received messages must be reconstructed into buffers of eight words each before they can be processed by the user application. With multiple ECAN buffers located in the DPSRAM (or RAM), it would be easier to let the ECAN peripheral generate memory addresses for incoming (or outgoing) data, as shown in Figure 22-14. In this example, Buffer 2 is received first, followed by Buffer 0. The ECAN module generates destination addresses to properly place data in memory (Peripheral Indirect Addressing).

![Figure 22-14: Data Transfer from ECAN™ with Peripheral Indirect Addressing](image)

As mentioned earlier, user must pay special attention to the number of Least Significant bits that are reserved for the peripheral when the DMA Start Address registers (DMAxSTA and DMAxSTB) are initialized by the user application and DMA is operating in Peripheral Indirect Addressing mode. For ECAN, the number of bits depends on the number of ECAN buffers defined by the DMA Buffer Size bits (DMABS<2:0>) in the ECAN FIFO Control register (CIFCTRL).

For example, if the ECAN module reserves 12 buffers by setting DMABS<2:0> bits to '011', there will be 12 buffers with eight words each, for a total of 96 words (192 bytes). This means that the address that is written into the DMAxSTA and DMAxSTB registers must have 8 \(2^8 = 256\) bytes) Least Significant bits set to '0'. If the MPLAB C Compiler for dsPIC DSCs is used to initialize the DMAxSTA register, proper data alignment must be specified via data attributes. For this example, the code in Example 22-8 properly initializes the DMAxSTA register.

**Example 22-8: DMA Buffer Alignment with MPLAB® C Compiler for dsPIC® DSCs**

```c
__eds__ intBufferA[12][8] __attribute__((eds,aligned(256)));
DMA0STAL = __builtin_dmaoffset(&BufferA[0][0]);
DMA0STAH = 0x0000;
```
Example 22-9 illustrates the code for this configuration.

However, processing of incoming messages may not always be a requirement. For instance, in some automotive applications, received messages can simply be forwarded to another node rather than being processed by the CPU. In this case, received buffers do not have to be sorted in memory and can be forwarded as they become available.

This mode of data transfer can be achieved in DMA with Register Indirect Addressing with Post-Increment. Figure 22-15 illustrates this scenario.

### Example 22-9: Code for ECAN™ and DMA with Peripheral Indirect Addressing

#### Set up ECAN1 with two filters:

```c
/* Initialize ECAN clock first. See ECAN section for example code */
C1CTRL1bits.WIN = 1; // Enable filter window
C1FEN1bits.FLEN0 = 1; // Filter 0 is enabled
C1FEN1bits.FLEN1 = 1; // Filter 1 is enabled
C1BUFFN1bits.F0BP = 0; // Filter 0 points to Buffer0
C1BUFFN1bits.F1BP = 2; // Filter 1 points to Buffer2
C1RXF0SID = 0xFFEA; // Filter 0 configuration
C1RXF0EID = 0xFFFF;
C1RXF1SID = 0xFFEB; // Filter 1 configuration
C1RXF1EID = 0xFFFF;
C1FMASK1bits.FOMSK = 0; // Mask 0 used for both filters
C1FMASK1bits.F1MSK = 0; // Mask 0 used for both filters
C1RXM0SID = 0xFFEB;
C1RXM0EID = 0xFFFF;
C1FCTRLbits.DMABS = 3; // 12 buffers in DMA RAM
C1FCTRLbits.FSA   = 3; // FIFO starts from TX/RX Buffer 3
C1CTRL1bits.WIN     = 0;
C1TR01CONbits.TXEN0 = 0; // Buffer 0 is a receive buffer
C1TR23CONbits.TXEN2 = 0; // Buffer 2 is a receive buffer
C1TR01CONbits.TX0PRI = 0b11; // High Priority
C1TR01CONbits.TX1PRI = 0b10; // Intermediate High Priority
C1CTRL1bits.REQOP = 0; // Enable Normal Operation mode
```

#### Set up DMA Channel 0 for Peripheral Indirect Addressing:

```c
__eds__Unsigned int Ecan1Rx[12][8] __attribute__((eds,space(dma)))
{ // 12 buffers,
    // 8 words each

DMA0CONbits.AMODE = 2; // Continuous mode, single buffer
DMA0CONbits.MODE  = 0; // Peripheral Indirect Addressing
DMA0PAD = (volatile unsigned int) &C1RXD; // Point to ECAN1 RX register
DMA0STAL = __builtin_dmaoffset(Ecan1Rx);
DMA0STAH = 0x0000;
DMA0CNT = 7; // 8 DMA request (1 buffer, each with 8 words)
DMA0REQ = 0x22; // Select ECAN1 RX as DMA Request source
IEC0bits.DMA0IE = 1; // Enable DMA Channel 0 interrupt
DMA0CONbits.CHEN = 1; // Enable DMA Channel 0
```

#### Set up DMA Interrupt Handler:

```c
void __attribute__((__interrupt__)) _DMA0Interrupt(void)
{
    ProcessData(Ecan1Rx[C1VECbits.ICODE]); // Process received buffer;
    IFS0bits.DMA0IF = 0; // Clear the DMA0 Interrupt Flag;
}
Figure 22-15: Data Transfer from ECAN™ with Register Indirect Addressing

A Receive Buffer 2

B Receive Buffer 0 and Transmit Buffer 2

C Transmit Buffer 0
22.6.7 One-Shot Mode

One-Shot mode is used by the application program when repetitive data transfer is not required. This mode is selected by programming the Operating Mode Select bits (MODE<1:0>) to ‘x1’ in the DMA Channel Control register (DMAxCON). In this mode, when the entire data block is moved (block length as defined by DMAxCNT), the data block end is detected and the channel is automatically disabled (i.e., the CHEN bit in the DMA Channel Control register (DMAxCON) is cleared by the hardware). Figure 22-16 illustrates One-Shot mode.

Figure 22-16: Data Block Transfer in One-Shot Mode

If the HALF bit in the DMA Channel Control register (DMAxCON) is set, the DMAxIF bit is set (and the DMA interrupt is generated, if enabled by the application program) when half of the data block transfer is complete and the channel remains enabled. When the full-block transfer is complete, no interrupt flag is set and the channel is automatically disabled. For information on setting up the DMA channel to interrupt on both half and full-block transfer, see 22.6.3 “Full or Half-Block Transfer Interrupts”.

If the channel is re-enabled by setting the CHEN bit in the DMAxCON register to ‘1’, the block transfer takes place from the start address, as provided by the DMA Start Address registers (DMAxSTA and DMAxSTB). Example 22-10 illustrates the code for One-Shot operation.

Example 22-10: Code for UART and DMA with One-Shot Mode

Set up UART for RX and TX:

```c
#define FCY 40000000
#define BAUDRATE 9600
#define BRGVAL ((FCY/BAUDRATE)/16) - 1

U2MODEbits.STSEL = 0; // 1-stop bit
U2MODEbits.PDSEL = 0; // No parity, 8-data bits
U2MODEbits.ABAUD = 0; // Auto-baud disabled
U2BRG = BRGVAL; // Baud rate setting for 9600

U2STAbits.UTXISEL0 = 0; // Interrupt after one TX character is transmitted
U2STAbits.UTXISEL1 = 0;
U2STAbits.URXISEL = 0; // Interrupt after one RX character is received

U2MODEbits.UARTEN = 1; // Enable UART
U2STAbits.UTXEN = 1; // Enable UART TX
```
Example 22-10: Code for UART and DMA with One-Shot Mode (Continued)

Set up DMA Channel 0 to Transmit in One-Shot, Single-Buffer mode:

```c
unsigned int BufferA[8];
unsigned int BufferB[8];

DMA0CON = 0x2001; // One-Shot, Post-Increment, RAM-to-Peripheral
DMA0CNT = 7; // Eight DMA requests
DMA0REQ = 0x001F; // Select UART2 transmitter
DMA0PAD = (volatile unsigned int) &U2TXREG;

DMA0STAL = __builtin dmaoffset(BufferA);
DMA0STAH = 0x0000;
IFS0bits.DMA0IF = 0; // Clear DMA Interrupt Flag
IEC0bits.DMA0IE = 1; // Enable DMA interrupt
```

Set up DMA Channel 1 to Receive in Continuous Ping-Pong mode:

```c
DMA1CON = 0x0002; // Continuous, Ping-Pong, Post-Inc., Periph-RAM
DMA1CNT = 7; // Eight DMA requests
DMA1REQ = 0x001E; // Select UART2 receiver
DMA1PAD = (volatile unsigned int) &U2RXREG;

DMA1STAL = BufferA;
DMA1STAH = 0x0000;
DMA1STBL = BufferB;
DMA1STBH = 0x0000;
IFS0bits.DMA1IF = 0; // Clear DMA interrupt
IEC0bits.DMA1IE = 1; // Enable DMA interrupt
DMA1CONbits.CHEN = 1; // Enable DMA channel
```

Set up DMA Interrupt Handler:

```c
void __attribute__((__interrupt__,no_auto_psv)) _DMA0Interrupt(void)
{
    IFS0bits.DMA0IF = 0; // Clear the DMA0 Interrupt Flag
}

void __attribute__((__interrupt__,no_auto_psv)) _DMA1Interrupt(void)
{
    static unsigned int BufferCount = 0; // Keep record of which buffer
    // contains RX Data

    if(BufferCount == 0)
    {
        DMA0STAL = __builtin_dmaoffset(BufferA);
        DMA0STAH = 0x0000;
    }
    else
    {
        DMA0STBL = __builtin_dmaoffset(BufferB);
        DMA0STBH = 0x0000;
    }
    DMA0CONbits.CHEN = 1; // Enable DMA0 channel
    DMA0REQbits.FORCE = 1; // Manual mode: Kick-start the 1st transfer
    BufferCount ^= 1;
    IFS0bits.DMA1IF = 0; // Clear the DMA1 Interrupt Flag
}
```
22.6.8 Continuous Mode

Continuous mode is used by the application program when repetitive data transfer is required throughout the life of the program.

This mode is selected by programming the Operating Mode Select bits (MODE<1:0>) to ‘x0’ in the DMA Channel Control register (DMAxCON). In this mode, when the entire data block is moved (block length as defined by DMAxCNT), the data block end is detected and the channel remains enabled. During the last data transfer, the DMA DPSRAM/RAM address resets back to the (primary) DMA Start Address A register (DMAxSTA). Figure 22-17 illustrates Continuous mode.

Figure 22-17: Repetitive Data Block Transfer with Continuous Mode

If the HALF bit is set in the DMA Channel Control register (DMAxCON), the DMAxIF bit is set (and the DMA interrupt is generated, if enabled) when half of the data block transfer is complete. The channel remains enabled. When the full-block transfer is complete, no interrupt flag is set and the channel remains enabled. For information on how to set up the DMA channel to interrupt on both half and full-block transfer, see 22.6.3 “Full or Half-Block Transfer Interrupts”.

22.6.9 Ping-Pong Mode

Ping-Pong mode allows the CPU to process one buffer while a second buffer operates with the DMA channel. The net result is that the CPU has the entire DMA block transfer time in which to process the buffer currently not being used by the DMA channel. Of course, this transfer mode doubles the amount of memory needed for a given buffer size.

In all DMA operating modes, when the DMA channel is enabled, the (primary) DMA Channel x Memory Start Address A register (DMAxSTA) is selected by default to generate the initial memory effective address. As each block transfer completes and the DMA channel is reinitialized, the buffer start address is sourced from the same DMAxSTA register.

In Ping-Pong mode, the buffer start address is derived from two registers:

- Primary: DMA Channel x Start Address A register (DMAxSTA)
- Secondary: DMA Channel x Start Address B register (DMAxSTB)

DMA uses a secondary buffer for alternate block transfers. As each block transfer completes and the DMA channel is reinitialized, the buffer start address is derived from the alternate register. The PPSTx bit in the DMA Ping-Pong Status Register (DMAPPS) gets updated after the first byte/word in the new block gets transferred by the DMA controller.

Ping-Pong mode is selected by programming the Operating Mode Select bits (MODE<1:0>) to ‘ix’ in the DMA Channel Control register (DMAxCON).
If Continuous mode is selected while DMA is operating in Ping-Pong mode, DMA responds by reinitializing to point to the secondary buffer after transferring the primary buffer, after which it transfers the secondary buffer. Subsequent block transfers alternate between primary and secondary buffers. Interrupts are generated (if enabled by the application program) after each buffer is transferred. Figure 22-18 illustrates Ping-Pong mode with Continuous operation. Example 22-11 illustrates the code used for Ping-Pong operation using the DCI module as an example.

**Figure 22-18: Repetitive Data Transfer in Ping-Pong Mode**
Example 22-11: Code for DCI and DMA with Continuous Ping-Pong Operation

Set up DCI for RX and TX:

```c
#define FCY 40000000
#define FS 48000
#define FCSCCK = 64*FS
#define BCGVAL = (FCY/(2*FS))-1

DCICON1bits.CSCKD = 0; // Serial Bit Clock (CSCK pin) is output
DCICON1bits.CSCKE = 0; // Data sampled on falling edge of CSCK
DCICON1bits.COFSD = 0; // Frame Sync Signal is output
DCICON1bits.UNFM = 0; // Transmit '0's on a transmit underflow
DCICON1bits.CSDOM = 0; // CSDO pin drives '0's during disabled TX time slots
DCICON1bits.DJST = 0; // TX/RX starts 1 serial clock cycle after frame sync pulse
DCICON1bits.COFSM = 1; // Frame Sync signal set up for I2S mode

DCICON2bits.BLEN = 0; // One data word will be buffered between interrupts
DCICON2bits.COFSG = 1; // Data frame has 2 words: LEFT & RIGHT samples
DCICON2bits.WS = 15; // Data word size is 16 bits

DCICON3 = BCG_VAL; // Set up CSCK Bit Clock Frequency

TSCONbits.TSE0 = 1;    // Transmit on Time Slot 0
TSCONbits.TSE1 = 1;    // Transmit on Time Slot 1
RSCONbits.RSE0 = 1;    // Receive on Time Slot 0
RSCONbits.RSE1 = 1;    // Receive on Time Slot 1
```

Set up DMA Channel 0 for Transmit in Continuous Ping-Pong mode:

```c
__eds__ unsigned int TxBufferA[16] __attribute__((eds, space(dma)));
__eds__ unsigned int TxBufferB[16] __attribute__((eds, space(dma)));

DMA0CON = 0x2002; // Ping-Pong, Continuous, Post-Increment, RAM-to-Peripheral
DMA0CNT = 15; // 15 DMA requests
DMA0REQ = 0x003C; // Select DCI as DMA Request source

DMA0PAD = (volatile unsigned int) &TXBUF0;
DMA0STAL = __builtin_dmaoffset(TxBufferA);
DMA0STAH = 0x0000;
DMA0STBL = __builtin_dmaoffset(TxBufferB);
DMA0STBH = 0x0000;

IFS0bits.DMA0IF = 0; // Clear DMA Interrupt Flag
IEC0bits.DMA0IE = 1; // Enable DMA interrupt
DMA0CONbits.CHEN = 1; // Enable DMA channel
```

Set up DMA Channel 1 for Receive in Continuous Ping-Pong mode:

```c
__eds__ unsigned int RxBufferA[16] __attribute__((eds, space(dma)));
__eds__ unsigned int RxBufferB[16] __attribute__((eds, space(dma)));

DMA1CON = 0x0002; // Continuous, Ping-Pong, Post-Inc., Periph-RAM
DMA1CNT = 16; // 16 DMA requests
DMA1REQ = 0x003C; // Select DCI as DMA Request source

DMA1PAD = (volatile unsigned int) &RXBUF0;
DMA1STAL = __builtin_dmaoffset(RxBufferA);
DMA1STAH = 0x0000;
DMA1STBL = __builtin_dmaoffset(RxBufferB);
DMA1STBH = 0x0000;

IFS0bits.DMA1IF = 0; // Clear DMA interrupt
IEC0bits.DMA1IE = 1; // Enable DMA interrupt
DMA1CONbits.CHEN = 1; // Enable DMA channel
```
Example 22-11: Code for DCI and DMA with Continuous Ping-Pong Operation
(Continued)

Set up DMA Interrupt Handler:

```c
void __attribute__((__interrupt__,no_auto_psv)) _DMA0Interrupt(void)
{
    static unsigned int TxBufferCount = 0; // Keep record of which buffer
        // has RX Data
    if(BufferCount == 0)
    {
        /* Notify application that TxBufferA has been transmitted */
    }
    else
    {
        /* Notify application that TxBufferB has been transmitted */
    }
    BufferCount ^= 1;
    IFS0bits.DMA0IF = 0; // Clear the DMA0 Interrupt Flag
}

void __attribute__((__interrupt__,no_auto_psv)) _DMA1Interrupt(void)
{
    static unsigned int RxBufferCount = 0; // Keep record of which buffer
        // has RX Data
    if(BufferCount == 0)
    {
        /* Notify application that RxBufferA has been received */
    }
    else
    {
        /* Notify application that RxBufferB has been received */
    }
    BufferCount ^= 1;
    IFS0bits.DMA1IF = 0; // Clear the DMA1 Interrupt Flag
}

Enable DCI:

    /* Force first two words to fill-in TX buffer/shift register */
    DMA0REQbits.FORCE = 1;
    while(DMA0REQbits.FORCE == 1);
    DMA0REQbits.FORCE = 1;
    while(DMA0REQbits.FORCE == 1);
    DCICON1bits.DCIEN = 1; // Enable DCI
```

If One-Shot mode is selected while DMA is operating in Ping-Pong mode, DMA responds by
reinitializing to point to the secondary buffer after transferring primary buffer, after which it
transfers the secondary buffer. Subsequent block transfers will not occur, however, because the
DMA channel disables itself. Figure 22-19 illustrates One-Shot data transfer in Ping-Pong mode.
22.6.10 Manual Transfer Mode

For peripherals that are sending data to memory using the DMA controller, the DMA data transfer starts automatically after the DMA channel and peripheral are initialized. When the peripheral is ready to move data to memory, it issues a DMA request. If data also needs to be sent to the peripheral at this time, the same DMA request can be used to activate another channel to read data from memory and write it to the peripheral.

In case, if the application only needs to send data to a peripheral (from a memory buffer), an initial (manual) data load into the peripheral may be required to start the process (see 22.7 “Starting DMA Transfers”). This process can be initiated with conventional software. However, a more convenient approach is to simply mimic the channel DMA request by setting a bit within the selected DMA channel. The DMA channel processes the forced request as it would with any other request and transfers the first data element to start the sequence. When the peripheral is ready for the next piece of data, it sends a normal DMA request and the DMA sends the next data element. This process is illustrated in Figure 22-20.

A manual DMA request can be created by setting the FORCE bit in the DMA Channel x IRQ Select register (DMAxREQ). Once set, the FORCE bit can not be cleared by the user application. It must be cleared by hardware when the forced DMA transfer is complete. Depending on when the FORCE bit is set, these special conditions apply:

- Setting the FORCE bit while the DMA transfer is in progress has no effect and is ignored.
- Setting the FORCE bit while channel x is being configured (i.e., setting the FORCE bit during the same write that configures the DMA channel) can result in unpredictable behavior and should be avoided.
- Setting the FORCE bit will cause the DMA transfer count to be decremented by 1. This has to be taken into account by the user software when handling the first block of data transferred using DMA.
- An attempt to set the FORCE bit while a peripheral interrupt request is pending (for this channel) is discarded in favor of the interrupt-based request. However, an error condition is generated by setting the Channel x Collision Flag bit (RQCOLx) in the DMA Request Collision Status register (DMARQC). See 22.10 “Data Write and Request Collisions” for more details.

**Note:** Setting the FORCE bit during the same write that configures the DMA channel may result in unpredictable behavior and should be avoided.
22.6.11 Null Data Write Mode

Null Data Write mode is the most useful mode in applications in which sequential reception of data is required without any data transmission like SPI.

SPI is essentially a simple shift register, clocking a bit of data in and out for each clock period. However, an unusual situation arises when SPI is configured in Master mode (i.e., when SPI is to be the source of the clock) but only received data is of interest. In this case, something must be written to the SPI data register in order to start the SPI data clock and to receive the external data.

It would be possible to allocate two DMA channels, one for data reception and the other to simply feed null, or zero, data into the SPI. However, a more efficient solution is to use a DMA Null Data Write mode that automatically writes a null value to the SPI data register after each data element has been received and transferred by the DMA channel configured for peripheral data reads.

If the Null Data Peripheral Write Mode Select bit (NULLW) is set in the DMA Channel x Control register (DMAxCON), and the DMA channel is configured to read from the peripheral, then the DMA channel also executes a null (all zeros) write to the peripheral address in the same cycle as the peripheral data read. This write occurs across the peripheral bus concurrently with the (data) write to the DPSRAM/RAM. Figure 22-21 illustrates this mode.

During normal operation in this mode, the Null Data Write can only occur in response to a peripheral DMA request (i.e., after data has been received and is available for transfer). An initial CPU write to the peripheral is required to start reception of the first word, after which DMA takes care of all subsequent peripheral (null) data writes. That is, the CPU null write starts the SPI (master) sending/receiving data, which in turn eventually generates a DMA request to move the newly received data.

Alternatively, a forced DMA transfer could be used to ‘kick start’ the process. However, this will also include a redundant peripheral read (data not valid) and an associated memory pointer adjustment, which must be taken into account.
Section 22. Direct Memory Access (DMA)

Example 22-12: SPI and DMA with Null Data Write Mode

Set up SPI for Master mode:

```c
SPI1CON1bits.MODE16 = 1; // Communication is word-wide (16 bits)
SPI1CON1bits.MSTEN = 1; // Master mode enabled
SPI1STATbits.SPIEN = 1; // Enable SPI module
```

Set up DMA Channel 1 for Null Data Write mode:

```c
unsigned int BufferA[16];
unsigned int BufferB[16];

DMA1CON = 0x0802; // Null Write, Continuous, Ping-Pong,
// Post-Increment, Periph-to-RAM
DMA1CNT = 15; // Transfer 16 words at a time
DMA1REQ = 0x000A; // Select SPI1 as DMA Request source
DMA1STAL = &BufferA; // The buffer is in non-DMA RAM area
DMA1STAH = 0x0000;
DMA1STBL = &BufferB; // The buffer is in non-DMA RAM area
DMA1STBH = 0x0000;
DMA1PAD = (volatile unsigned int) &SPI1BUF;

IFS0bits.DMA1IF = 0;
IEC0bits.DMA1IE = 1; // Enable DMA interrupt
DMA1CONbits.CHEN = 1; // Enable DMA channel
DMA1REQbits.FORCE = 1; // Force first word after enabling SPI
```

Set up DMA Interrupt Handler:

```c
void __attribute__((__interrupt__,no_auto_psv)) _DMA1Interrupt(void)
{
    static unsigned int BufferCount = 0; // Keep record of which buffer
        // contains RX data

    if(BufferCount == 0)
    {
        ProcessRxData(BufferA); // Process received SPI data in
// DMA RAM Primary buffer
    }
    else
    {
        ProcessRxData(BufferB); // Process received SPI data in
// DMA RAM Secondary buffer
    }

    BufferCount ^= 1;
    IFS0bits.DMA1IF = 0; // Clear the DMA1 Interrupt Flag
}
```
22.7 STARTING DMA TRANSFERS

Before DMA transfers can begin, the DMA channel must be enabled by setting the CHEN bit to ‘1’ in the DMxACON register. When the DMA channel is active, it can be reinitialized by disabling this channel (CHEN = 0), followed by re-enabling it (CHEN = 1). This process resets the DMA transfer count to zero and sets the active DMA buffer to the primary buffer.

When the DMA channel and peripheral are properly initialized, the DMA transfer starts as soon as the peripheral is ready to move data and issues a DMA request. However, some peripherals may not issue a DMA request (and therefore will not start the DMA transfer) until certain conditions exist. In these cases, a combination of different DMA modes and procedures may need to be applied to initiate the DMA transfer:

22.7.1 Starting DMA with the Serial Peripheral Interface (SPI)

Starting the DMA transfer to/from the SPI peripheral depends upon the SPI data direction and Slave or Master mode:

- **TX only in Master mode** – In this configuration, no DMA request is issued until the first block of SPI data is sent. To initiate DMA transfers, the user application must first send data using the DMA Manual Transfer mode, or it must first write data into the SPI buffer (SPIxBUF) independently of DMA.
- **RX only in Master mode** – In this configuration, no DMA request is issued until the first block of SPI data is received. However, in Master mode, no data is received until SPI transmits first. To initiate DMA transfers, the user application must use DMA Null Data Write mode, and start DMA Manual Transfer mode.
- **RX and TX in Master mode** – In this configuration, no DMA request is issued until the first block of SPI data is received. However, in Master mode, no data is received until the SPI transmits it. To initiate DMA transfers, the user application must first send data using the DMA Manual Transfer mode, or it must first write data into the SPI buffer (SPIxBUF) independently of DMA.
- **TX only in Slave mode** – In this configuration, no DMA request is issued until the first block of SPI data is received. To initiate DMA transfers, the user application must first send data using the DMA Manual Transfer mode, or it must first write data into the SPI buffer (SPIxBUF) independently of DMA.
- **RX only in Slave mode** – This configuration generates a DMA request as soon as the first SPI data has arrived, so no special steps need to be taken by the user to initiate DMA transfers.
- **RX and TX in Slave mode** – In this configuration, no DMA request is issued until the first SPI data block is received. To initiate DMA transfers, the user application must first send data utilizing the DMA Manual Transfer mode, or it must first write data into the SPI buffer (SPIxBUF) independently of DMA.

22.7.2 Starting DMA with the Data Converter Interface (DCI)

Unlike other serial peripherals, DCI starts transmitting as soon as it is enabled (assuming it is the Master). It constantly feeds synchronous frames of data to the external codec to which it is connected. Before enabling DCI the user must:

- Configure DCI as described in 22.5.2 “Peripheral Configuration Setup”
- If connected to a stereo codec, use DMA Manual Transfer mode to initiate the first two data transfers
  - Set the FORCE bit in the DMxACREQ register to transfer the DCI left channel sample
  - Set the FORCE bit for the second time to transfer the DCI right channel sample

After these steps are completed, enable the DCI peripheral (see Example 22-11).

22.7.3 Starting DMA with the UART

The UART receiver issues a DMA request as soon as data is received. No special steps need to be taken by the user application to initiate DMA transfers. The UART transmitter issues a DMA request as soon as the UART and transmitter are enabled. This means that the DMA channel and buffers must be initialized and enabled before the UART and transmitter. Ensure that the UART is configured as described in Table 22-2.

Alternatively, the UART and UART transmitter can be enabled before the DMA channel is enabled. In this case, the UART transmitter DMA request is lost, and the user application must issue a DMA request to start DMA transfers by setting the FORCE bit in the DMxACREQ register.
22.8 DMA CHANNEL ARBITRATION AND OVERRUNS

Each DMA channel has a fixed priority. Channel 0 is the highest, and Channel 7 is the lowest. When a DMA transfer is requested by the source, the request is latched by the associated DMA channel. The DMA controller acts as an arbitrator. If no other transfer is underway or pending, the controller grants bus resources to the requesting DMA channel. The DMA controller ensures that no other DMA channel is granted any resource until the current DMA channel completes its operation.

If multiple DMA requests arrive or are pending, the priority logic within the DMA controller grants resources to the highest priority DMA channel for completing its operation. All other DMA requests remain pending until the selected DMA transfer is complete. If another DMA request arrives while the current DMA transfer is underway, it is also prioritized with any pending DMA requests, ensuring that the highest priority request is always serviced after the current DMA transfer has completed.

If the DMA channel is trying to access memory outside of DPSRAM, and the memory arbiter cannot grant access, the DMA channel will be stalled until the arbiter acknowledges the request, thereby granting access. Consequently, it should be noted that all subsequent DMA channel requests, regardless of their priority relative to the stalled channel, will also remain pending until the arbiter resolves the outstanding request.

As the DMA channels are prioritized, it is possible that a DMA request will not be immediately serviced and will become pending. The request will remain pending until all higher priority channels have been serviced. If another interrupt arrives before the DMA controller has cleared the original DMA request, and the interrupt is the same type as the pending interrupt, a data overrun occurs.

A data overrun is defined as the condition where new data has arrived in a peripheral data buffer before DMA could move the prior data. Some DMA-ready peripherals can detect data overruns and issue a CPU interrupt (if the corresponding peripheral error interrupt is enabled), as shown in Table 22-3.

Table 22-3: Overrun Handling by DMA-Ready Peripherals

<table>
<thead>
<tr>
<th>DMA-Ready Peripheral</th>
<th>Data Overrun Handling</th>
</tr>
</thead>
<tbody>
<tr>
<td>Serial Peripheral Interface (SPI)</td>
<td>Data waiting to be moved by the DMA channel is not overwritten by additional incoming data. Subsequent incoming data is lost, and the SPI Receive Overflow bit (SPIROV) is set in the SPI Status register (SPIxSTAT). Additionally, the SPIx Fault interrupt is generated if the SPI Error Interrupt Enable bit (SPIxEIE) is set in the Interrupt Enable Control register (IECx) in the interrupt controller.</td>
</tr>
<tr>
<td>Universal Asynchronous Receiver Transmitter (UART)</td>
<td>Data waiting to be moved by the DMA channel is not overwritten by additional incoming data. Subsequent incoming data is lost, and the Overflow Error bit (OERR) is set in the UART Status register (UxSTA). Also, the UARTx Error interrupt is generated if the UART Error Interrupt Enable bit (UxEIE) is set in the Interrupt Enable Control register (IECx) in the interrupt controller.</td>
</tr>
<tr>
<td>Data Converter Interface (DCI)</td>
<td>Data waiting to be moved by the DMA channel is overwritten by additional incoming data, and the Receive Overflow bit (ROV) is set in the DCI Status register (DCISTAT). Additionally, the DCI Fault interrupt is generated if the DCI Error Interrupt Enable bit (DCIEIE) is set in the Interrupt Enable Control register (IEC0) in the interrupt controller.</td>
</tr>
<tr>
<td>10-bit/12-bit Analog-to-Digital Converter (ADC)</td>
<td>Data waiting to be moved by the DMA channel is overwritten by additional incoming data. The overrun condition is not detected by the ADC.</td>
</tr>
<tr>
<td>Other DMA-Ready Peripherals</td>
<td>No data overrun can occur.</td>
</tr>
</tbody>
</table>
Data overruns are only detectable in hardware when the DMA is moving data from a peripheral to memory. DMA data transfers from memory to a peripheral (based on, for example, a buffer empty interrupt) will always execute. Any consequential memory overruns must be detected using software. The duplicate DMA request is ignored and the pending request remains pending. As usual, the DMA channel clears the DMA request when the transfer is eventually completed. If the CPU does not intervene in the meantime, the data transferred will be the latest (overrun) data, and the prior data will be lost.

The user application can handle an overrun error in different ways, depending on the nature of the data source. Data recovery and resynchronization of the DMAC with its data source/sink is a task that is highly application dependent. For streaming data, such as that from a CODEC (via the DCI peripheral), the application can ignore the lost data. After fixing the source of the problem (if possible), the DMA interrupt handler should attempt to resynchronize the DMAC and DCI so that data is again buffered correctly. The user application should react fast enough to prevent any further overruns from occurring.

By the time the peripheral overrun interrupt is entered, the pending DMA request will have already moved the overrun data value to the address where the lost data should have gone. That data can be moved to its correct address, and a null data value inserted into the missing data slot. The memory address of the channel can then be adjusted accordingly. Subsequent DMA requests to the faulted channel then initiate transfers as normal to the corrected memory address. For applications where the data cannot be lost, the peripheral overrun interrupt will need to abort the current block transfer, reinitialize the DMA channel and request a data resend before it is lost.
22.9 DEBUGGING SUPPORT

To improve user visibility into DMA operation during debugging, the DMA controller includes several status registers that can provide information on which DMA channel executed last (LSTCH<3:0> bits in the DMALCA register), which memory address offset it was accessing (DSADR<21:0> bits in the DSADR register) and from which buffer (PPSTx bits in the DMAPPSS register).

22.10 DATA WRITE AND REQUEST COLLISIONS

22.10.1 Data Write Collisions

The CPU and DMA channel may simultaneously read or read/write to any DPSRAM or DMA-ready peripheral data register. The only constraint is that the CPU and DMA channel should not simultaneously write to the same address. Under normal circumstances, this situation should never arise. However, if for some reason it does, then it will be detected and the CPU write will also be allowed to take priority, though that is mainly to provide predictable behavior and is otherwise of little practical consequence.

It is also permissible for the DMA channel to write to a location during the same bus cycle that the CPU is reading it, and vice versa. However, it should be noted that the resultant reads are of the old data, not the data written during that bus cycle. Also note that this situation is considered as a normal operation and does not result in any special action being taken.

In the event of a simultaneous write to the same peripheral address by the CPU and DMA channel, the PWCOLx bit is set in the DMA Peripheral Write Collision Status register (DMAPWC). All collision status flags are logically read together to generate a common DMAC Fault trap. The PWCOLx flags are automatically cleared when the user application clears the DMAC Error Status bit (DMACERR) in the Interrupt Controller register (INTCON1).

Subsequent DMA requests to a channel that has a write collision error are ignored while PWCOLx remains set.

Table 22-4 summarizes various concurrent events and how they are handled by the device.

<table>
<thead>
<tr>
<th>Access Type</th>
<th>CPU Action</th>
<th>DMA Read</th>
<th>DMA Write</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>DPSRAM Concurrent Access</td>
<td>CPU Read</td>
<td>OK</td>
<td>—</td>
<td>Concurrent CPU and DMA reads allowed</td>
</tr>
<tr>
<td></td>
<td>CPU Read</td>
<td>—</td>
<td>OK</td>
<td>DMA will overwrite data read by CPU</td>
</tr>
<tr>
<td></td>
<td>CPU Write</td>
<td>OK</td>
<td>—</td>
<td>CPU will overwrite data read by DMA</td>
</tr>
<tr>
<td></td>
<td>CPU Write</td>
<td>—</td>
<td>CPU prevails</td>
<td>DMA write ignored</td>
</tr>
<tr>
<td>SFR Concurrent Access</td>
<td>CPU Read</td>
<td>OK</td>
<td>—</td>
<td>Concurrent CPU and DMA reads allowed</td>
</tr>
<tr>
<td></td>
<td>CPU Read</td>
<td>—</td>
<td>OK</td>
<td>DMA will overwrite data read by CPU</td>
</tr>
<tr>
<td></td>
<td>CPU Write</td>
<td>OK</td>
<td>—</td>
<td>CPU will overwrite data read by DMA</td>
</tr>
<tr>
<td></td>
<td>CPU Write</td>
<td>—</td>
<td>CPU prevails</td>
<td>DMA write ignored; PWCOLx flag set</td>
</tr>
</tbody>
</table>

Example 22-13 illustrates DMA controller trap handling with DMA Channel 0 transferring data from the DPSRAM to the peripheral (UART), and DMA Channel 1 transferring data from the peripheral (ADC) to the DPSRAM.
Example 22-13: DMA Controller Trap Handling

```c
void __attribute__((__interrupt__,no_auto_psv)) _DMACError(void)
{
    static unsigned int ErrorLocation;
    // Peripheral Write Collision Error Location
    if(DMAPWC & 0x0001)
    {
        ErrorLocation = DMA0STA;
    }
    // DMA RAM Write Collision Error Location
    if(DMARQC & 0x0002)
    {
        ErrorLocation = DMA1STA;
    }
    INTCON1bits.DMACERR = 0; //Clear Trap Flag
}
```

22.10.2 Channel Request Collisions

If a valid interrupt-based DMA request is underway, pending or arrives coincident with a manually initiated transfer (FORCE = 1) to the same channel, the manual request is generally discarded (ignored) in favor of the interrupt-based request. When detected, request collisions set corresponding flags (RQCOLx) in the DMA Request Collision register (DMARQC).

Because DMA transfers could be multi-cycle events, user-forced and interrupt-based transfer requests can arrive at different times relative to each other and still result in a request collision. This means a collision is defined as any cycle during which forced and interrupt-based transfer requests overlap. Request collisions are handled as follows:

1. In the event of a collision where the interrupt-based request and the setting of the FORCE bit occur coincidentally, the FORCE request is discarded, the FORCE bit is automatically cleared, and the corresponding RQCOL bit is set. The interrupt based request is allowed to proceed.

2. In the event of a collision where the interrupt-based request has already initiated the transfer and the FORCE bit is subsequently set, the FORCE request is discarded, the FORCE bit is automatically cleared, and the corresponding RQCOL bit is set. The interrupt based request is allowed to proceed.

3. In the event of a collision where the FORCE request has already initiated the transfer and it arrived before the interrupt-based request occurred, the FORCE request is allowed to proceed, but the interrupt-based request will be left pending until the FORCE request has completed. The FORCE bit is automatically cleared and the corresponding RQCOL bit is set. The interrupt-based request will then be executed.
22.11 OPERATION IN POWER-SAVING MODES

22.11.1 Sleep Mode

The DMA is disabled during the Sleep power-saving mode. Prior to entering Sleep mode, it is recommended (though not essential) that all DMA channels either be allowed to complete the block transfer that is currently underway, or be disabled.

22.11.2 Idle Mode

DMA is a second bus master within the system and can, therefore, continue to transfer data when the CPU has entered the Idle power-saving mode. Provided that the peripheral being serviced by the DMA channel is configured for operation during Idle mode, data may be transferred to and from the peripheral and memory. When the block transfer is complete, the DMA channel issues an interrupt (if enabled) and wakes up the CPU. The CPU then runs the interrupt service handler.

Each peripheral includes a Stop in Idle control bit. When set, the control bit disables the peripheral while the CPU is in Idle mode. If the DMA is being used to transfer data in and/or out of the peripheral, engaging the Stop in Idle feature within the peripheral will, in effect, also disable the DMA channel associated with the peripheral.
### 22.12 REGISTER MAP

A summary of the registers associated with the dsPIC33E/PIC24E Direct Memory Access (DMA) module is provided in Table 22-5.

#### Table 22-5: DMA Register Map

<table>
<thead>
<tr>
<th>File Name</th>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>All Resets</th>
</tr>
</thead>
<tbody>
<tr>
<td>DMAxCON</td>
<td>CEN</td>
<td>SIZE</td>
<td>DIR</td>
<td>HALF</td>
<td>NULLW</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>AMODE&lt;1:0&gt;</td>
<td>—</td>
<td>—</td>
<td>MODE&lt;1:0&gt;</td>
<td>0000</td>
</tr>
<tr>
<td>DMAxREQ</td>
<td>FORCE</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>IRQSEL&lt;7:0&gt;</td>
<td>—</td>
<td>STA&lt;23:16&gt;</td>
<td>0000</td>
<td></td>
</tr>
<tr>
<td>DMAxSTAH</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>STA&lt;15:0&gt;</td>
<td>STA&lt;15:0&gt;</td>
<td>0000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DMAxSTAL</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>STA&lt;15:0&gt;</td>
<td>STA&lt;15:0&gt;</td>
<td>0000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DMAxSTBH</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>STA&lt;15:0&gt;</td>
<td>STA&lt;15:0&gt;</td>
<td>0000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DMAxSTBL</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>STA&lt;15:0&gt;</td>
<td>STA&lt;15:0&gt;</td>
<td>0000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DMAxPAD</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>STA&lt;15:0&gt;</td>
<td>STA&lt;15:0&gt;</td>
<td>0000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DMAxCNT</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>STA&lt;15:0&gt;</td>
<td>STA&lt;15:0&gt;</td>
<td>0000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DSADR</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>STA&lt;15:0&gt;</td>
<td>STA&lt;15:0&gt;</td>
<td>0000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DMAPWC(1)</td>
<td>—</td>
<td>PWCOL14</td>
<td>PWCOL13</td>
<td>PWCOL12</td>
<td>PWCOL11</td>
<td>PWCOL10</td>
<td>PWCOL9</td>
<td>PWCOL8</td>
<td>PWCOL7</td>
<td>PWCOL6</td>
<td>PWCOL5</td>
<td>PWCOL4</td>
<td>PWCOL3</td>
<td>PWCOL2</td>
<td>PWCOL1</td>
<td>PWCOL0</td>
<td>000000</td>
</tr>
<tr>
<td>DMAPQC(1)</td>
<td>—</td>
<td>RQCOL14</td>
<td>RQCOL13</td>
<td>RQCOL12</td>
<td>RQCOL11</td>
<td>RQCOL10</td>
<td>RQCOL9</td>
<td>RQCOL8</td>
<td>RQCOL7</td>
<td>RQCOL6</td>
<td>RQCOL5</td>
<td>RQCOL4</td>
<td>RQCOL3</td>
<td>RQCOL2</td>
<td>RQCOL1</td>
<td>RQCOL0</td>
<td>000000</td>
</tr>
<tr>
<td>DMAPCA(1)</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>LSTCH&lt;3:0&gt;</td>
<td>—</td>
<td>—</td>
<td>000000</td>
</tr>
<tr>
<td>DMAPINS(1)</td>
<td>—</td>
<td>PPST14</td>
<td>PPST13</td>
<td>PPST12</td>
<td>PPST11</td>
<td>PPST10</td>
<td>PPST9</td>
<td>PPST8</td>
<td>PPST7</td>
<td>PPST6</td>
<td>PPST5</td>
<td>PPST4</td>
<td>PPST3</td>
<td>PPST2</td>
<td>PPST1</td>
<td>PPST0</td>
<td>000000</td>
</tr>
</tbody>
</table>

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** The number of DMA channels is product specific. Refer to the "Direct Memory Access (DMA)" chapter in the specific device data sheet for availability.
## 22.13 RELATED APPLICATION NOTES

This section lists application notes that are related to the use of Direct Memory Access. These application notes may not be written specifically for the dsPIC33E/PIC24E device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Direct Memory Access (DMA) module include:

<table>
<thead>
<tr>
<th>Title</th>
<th>Application Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>No related application notes at this time.</td>
<td>N/A</td>
</tr>
</tbody>
</table>

**Note:** Please visit the Microchip web site ([www.microchip.com](http://www.microchip.com)) for additional Application Notes and code examples for the dsPIC33E/PIC24E family of devices.
22.14  REVISION HISTORY

Revision A (April 2009)
This is the initial released version of this document.

Revision B (May 2011)
This revision includes the following changes:

- **Examples:**
  - Updated the code in Example 22-2 through Example 22-13
- **Figures:**
  - Updated Figure 22-4 through Figure 22-6
  - Updated the figure title in Figure 22-6
  - Added Figure 22-7
- **Notes:**
  - Added a note in Figure 22-6
- **Registers:**
  - Changed the characteristic of bit 15 and bit 14 from R/W-0 to U-0 in Register 22-8
  - Renamed the RQCOLx bit name from Channel x Peripheral Write Collision Flag bit to Channel x Transfer Request Collision Flag bit in Register 22-11
- **Sections:**
  - Updated 22.5.3 “Memory Address Initialization”
  - Updated the special conditions that are applicable for the FORCE bit depending on when the FORCE bit is set, in 22.6.10 “Manual Transfer Mode”
- **Tables:**
  - Updated the configuration considerations of UART in Table 22-2
  - Any references to (SMPI<3:0>) is updated to (SMPI<4:0>)
  - Updated the Register Manual name dsPIC33E to dsPIC33E/PIC24E Family Reference Manual
  - Additional minor corrections such as language and formatting updates were incorporated throughout the document

Revision C (December 2011)
This revision includes the following updates:

- Updated the second paragraph in 22.1 “Introduction”
- Added Note 1 to the DMA Controller diagram (see Figure 22-1)
- Updated the IRQSEL<7:0> bit definition and removed Note 2 in DMAxREQ: DMA Channel x IRQ Select register (see Register 22-2)
- Add Note 1 to the following registers:
  - DMAPWC: DMA Peripheral Write Collision Status Register (see Register 22-10)
  - DMARQC: DMA Request Collision Status Register (see Register 22-11)
  - DMALCA: DMA Last Channel Active Status Register (see Register 22-12)
  - DMAPPS: DMA Ping-Pong Status Register (see Register 22-13)
- Updated the first paragraph in 22.5.3 “Memory Address Initialization”
- Updated the Data Memory Map for dsPIC33E/PIC24E Devices with 52 Kbytes RAM (see Figure 22-4)
- Updated the DMA Controller Trap Handling code example (see Example 22-13)
- Added Note 1 and related references to the DMAPWC, DMARQC, DMALCA, and DMAPPS registers in the DMA Register Map (see Table 22-5)
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks
The Microchip name and logo, the Microchip logo, dsPIC, KEELOG, KEELOG logo, MPLAB, PIC, PICmicro, PICSTART, PIC32® logo, rPIC and Uni/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.
Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rFLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
All other trademarks mentioned herein are property of their respective companies.
© 2009-2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.
Printed on recycled paper.

ISBN: 978-1-61341-915-1

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOG® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
## WorldWide Sales and Service

<table>
<thead>
<tr>
<th>AMERICAS</th>
<th>ASIA/PACIFIC</th>
<th>ASIA/PACIFIC</th>
<th>EUROPE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Corporate Office</td>
<td>Asia Pacific Office</td>
<td>India - Bangalore</td>
<td>Austria - Wels</td>
</tr>
<tr>
<td>2355 West Chandler Blvd.</td>
<td>Suites 3707-14, 37th Floor</td>
<td>Tel: 91-80-3090-4444</td>
<td>Tel: 43-7242-2244-39</td>
</tr>
<tr>
<td>Chandler, AZ 85224-6199</td>
<td>Tower 6, The Gateway Harbour City, Kowloon Hong Kong</td>
<td>Fax: 91-80-3090-4123</td>
<td>Fax: 43-7242-2244-393</td>
</tr>
<tr>
<td>Tel: 480-792-7200</td>
<td>Tel: 852-2401-1200</td>
<td>Tel: 91-11-4160-8631</td>
<td>Tel: 45-4450-2828</td>
</tr>
<tr>
<td>Fax: 480-792-7277</td>
<td>Fax: 852-2401-3431</td>
<td>Fax: 91-11-4160-8632</td>
<td>Fax: 45-4485-2829</td>
</tr>
<tr>
<td>Technical Support:</td>
<td><strong>Australia</strong> - Sydney</td>
<td><strong>India</strong> - Pune</td>
<td><strong>France</strong> - Paris</td>
</tr>
<tr>
<td><a href="http://www.microchip.com/support">http://www.microchip.com/support</a></td>
<td>Tel: 61-2-9868-6733</td>
<td>Tel: 91-20-2566-1512</td>
<td>Tel: 33-1-69-53-63-20</td>
</tr>
<tr>
<td>Web Address:</td>
<td>Fax: 61-2-9868-6755</td>
<td>Fax: 91-20-2566-1513</td>
<td>Fax: 33-1-69-30-90-79</td>
</tr>
</tbody>
</table>

| Atlanta | **China** - Beijing | **China** - Osaka | **Germany** - Munich |
| Duluth, GA | Tel: 86-10-8569-7000 | Tel: 81-66-152-7160 | Tel: 49-89-627-144-0 |
| Tel: 678-957-9614 | Fax: 86-10-8528-2104 | Fax: 81-66-152-9310 | Fax: 49-89-627-144-44 |
| Fax: 678-957-1455 | **China** - Chengdu | **Japan** - Yokohama | **Italy** - Milan |
| **Boston** | Tel: 86-28-8665-5511 | Tel: 81-45-471-6166 | Tel: 39-0331-742611 |
| Westborough, MA | Fax: 86-28-8665-7889 | Fax: 81-45-471-6122 | Fax: 39-0331-466781 |
| Tel: 774-760-0087 | **China** - Chongqing | **Korea** - Daegu | **Netherlands** - Drunen |
| Fax: 774-760-0088 | Tel: 86-23-2890-9588 | Tel: 82-53-744-4301 | Tel: 31-416-690399 |
| **Chicago** | Fax: 86-23-2890-9500 | Fax: 82-53-744-4302 | Fax: 31-416-690340 |
| Itasca, IL | **China** - Hangzhou | **Korea** - Seoul | **Philippines** - Manila |
| Tel: 630-285-0071 | Tel: 86-571-2819-3187 | Tel: 82-2-554-7200 | Tel: 63-2-634-9065 |
| Fax: 630-285-0075 | Fax: 86-571-2819-3189 | Fax: 82-2-558-5932 or 82-2-558-5934 | Fax: 63-2-634-9069 |
| **Cleveland** | **China** - Hong Kong SAR | **Malaysia** - Kuala Lumpur | Singapore |
| Independence, OH | Tel: 852-2401-1200 | Tel: 60-3-6201-9857 | Tel: 65-6334-8870 |
| Tel: 216-447-0464 | Fax: 852-2401-3431 | Fax: 60-3-6201-9859 | Fax: 65-6334-8850 |
| Fax: 216-447-0643 | **China** - Nanjing | **Malaysia** - Penang | **Taiwan** - Hsin Chu |
| **Dallas** | Tel: 86-25-8473-2460 | Tel: 60-4-227-8870 | Tel: 886-3-5778-366 |
| Addison, TX | Fax: 86-25-8473-2470 | Fax: 60-4-227-4068 | Fax: 886-3-5770-955 |
| Tel: 972-818-7423 | **China** - Qingdao | **Philippines** - Manila | **Taiwan** - Kaohsiung |
| Fax: 972-818-2924 | Tel: 86-532-8502-7355 | Tel: 63-2-634-9065 | Tel: 886-7-536-4818 |
| **Detroit** | Fax: 86-532-8502-7205 | Fax: 63-2-634-9069 | Fax: 886-7-330-9305 |
| Farmington Hills, MI | **China** - Shanghai | **China** - Shenyang | **Taiwan** - Taipei |
| Tel: 248-538-2250 | Tel: 86-21-5407-5533 | Tel: 86-24-2334-2829 | Tel: 886-2-2500-6610 |
| Fax: 248-538-2260 | Fax: 86-21-5407-5066 | Fax: 86-24-2334-2393 | Fax: 886-2-2508-0102 |
| **Indianapolis** | **China** - Shenzhen | **China** - Shenzhen | **Thailand** - Bangkok |
| Noblesville, IN | Tel: 86-755-8203-2660 | Tel: 86-755-8203-1760 | Tel: 66-2-694-1351 |
| Tel: 317-773-8323 | Fax: 86-755-8203-1760 | Fax: 86-2-694-1350 | Fax: 66-2-694-1350 |
| Fax: 317-773-5453 | **China** - Wuhan | **China** - Xian | **Singapore** |
| **Los Angeles** | Tel: 86-27-5980-5300 | Tel: 86-29-8833-7252 | Tel: 65-6334-8870 |
| Mission Viejo, CA | Fax: 86-27-5980-5118 | Fax: 86-29-8833-7256 | Fax: 65-6334-8850 |
| Tel: 949-462-9523 | **China** - Xian | **China** - Xiamen | **Taiwan** - Hsin Chu |
| Fax: 949-462-9608 | Tel: 86-592-2388138 | Tel: 86-592-2388130 | Tel: 886-3-5778-366 |
| **Santa Clara** | **China** - Zhuhai | **China** - Zhuhai | Fax: 886-3-5770-955 |
| Santa Clara, CA | Tel: 86-576-3210040 | Tel: 86-576-3210049 | **Taiwan** - Kaohsiung |
| Tel: 408-961-6444 | Fax: 86-576-3210049 | **China** - Zhuhai | Tel: 886-7-536-4818 |
| Fax: 408-961-6445 | **China** - Zhuhai | **China** - Zhuhai | Fax: 886-7-330-9305 |
| **Toronto** | **China** - Zhuhai | **China** - Zhuhai | **Taiwan** - Taipei |
| Mississauga, Ontario, Canada | Tel: 86-576-3210040 | Tel: 86-576-3210049 | Tel: 886-2-2500-6610 |
| Tel: 905-673-0699 | Fax: 86-576-3210049 | Fax: 86-2-2508-0102 | Fax: 886-2-2508-0102 |
| Fax: 905-673-6509 | **China** - Zhuhai | **China** - Zhuhai | **Thailand** - Bangkok |
| **Dallas** | **China** - Zhuhai | **China** - Zhuhai | Tel: 66-2-694-1351 |
| Addison, TX | Tel: 86-576-3210040 | Tel: 86-576-3210049 | Fax: 66-2-694-1350 |
| Tel: 972-818-7423 | Fax: 86-576-3210049 | Fax: 86-2-694-1350 | Fax: 66-2-694-1350 |