Section 45. High-Speed Analog Comparator

HIGHLIGHTS

This section of the manual contains the following major topics:

45.1 Introduction ............................................................................................................... 45-2
45.2 Module Description ...................................................................................................... 45-3
45.3 Control Registers ....................................................................................................... 45-4
45.4 Configuring the High-Speed Analog Comparator ......................................................... 45-8
45.5 Application Information ............................................................................................ 45-10
45.6 High-Speed Analog Comparator Limitations ............................................................. 45-11
45.7 Register Map ............................................................................................................. 45-12
45.8 Related Application Notes ......................................................................................... 45-13
45.9 Revision History ....................................................................................................... 45-14
45.1 INTRODUCTION

The High-Speed Analog Comparator module in Switch Mode Power Supply (SMPS) and Digital Power Conversion devices provides a way to monitor voltage and current in a power conversion application. The analog comparator provides the user with the ability to implement Current Mode Control (CMC) in power conversion applications.

The High-Speed Analog Comparator module contains up to four high-speed analog comparators with dedicated 10-bit Digital-to-Analog Converters (DACs), which provide a programmable reference voltage to one input of the comparator.

The High-Speed Analog Comparator module consists of the following key features:

- Up to four analog comparators
- Dedicated 10-bit DAC for each analog comparator
- Programmable output polarity
- Interrupt generation capability
- Up to 16 selectable input sources
- Control for comparator hysteresis
- Comparator pulse stretcher
- Digital filter for comparator output
- DAC output to device pin
- Multiple voltage references for the DAC:
  - AVDD/2
  - Internal Reference 1.2V ±1%
  - External Reference < (AVDD - 1.6V)
- Interrupt generation capability
- Functional support for High-Speed Pulse-Width Modulation (PWM) module, which includes:
  - PWM duty cycle control
  - PWM period control
  - PWM Fault detect

Note: This family reference manual section is meant to serve as a complement to device data sheets. Depending on the device variant, this manual section may not apply to all dsPIC33F/PIC24H devices.

Please consult the note at the beginning of the “High-Speed Analog Comparator” chapter in the current device data sheet to check whether this document supports the device you are using.

Device data sheets and family reference manual sections are available for download from the Microchip Worldwide Web site at: http://www.microchip.com
45.2 MODULE DESCRIPTION

Depending on the device variant, SMPS dsPIC devices feature either a standard or enhanced High-Speed Analog Comparator module, as shown in Figure 45-1 and Figure 45-2, respectively. Refer to the specific device data sheet to determine which Comparator module applies to your device.

The High-Speed Analog Comparator module provides high-speed operation with a typical delay of 20 ns with a typical offset voltage of ±5 mV. The negative input of the comparator is always connected to the DAC circuit. The positive input of the comparator is connected to an analog multiplexer that selects the desired source pin.

The analog comparator input pins are typically shared with pins used by the Analog-to-Digital Converter (ADC) module. Both the comparator and the ADC can use the same pins at the same time. This capability enables a user to measure an input voltage with the ADC module and detect voltage transients with the Comparator module.

Figure 45-1: Standard High-Speed Analog Comparator Module Block Diagram

Figure 45-2: Enhanced High-Speed Analog Comparator Module Block Diagram
45.3 CONTROL REGISTERS

The following registers are used to configure the High-Speed Analog Comparator module:

- **CMPCONx: Comparator x Control Register**
  This register is used to configure the comparator voltage reference source, input pin and output polarity. Depending on the device variant, there are up to four individual registers (CMPCON1 to CMPCON4), which correspond to the respective comparator.

- **CMPDACx: Comparator x DAC Control Register**
  The contents of this register determine the threshold voltage for the comparator. Depending on the device variant, there are up to four individual registers (CMPDAC1 and CMPDAC4), which correspond to the respective comparator.
## Section 45. High-Speed Analog Comparator

### Register 45-1: CMPCONx: Comparator x Control Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
</table>
| 15  | CMPON: Comparator A/D Operating Mode bit         | 1 = Comparator module is enabled  
          |                                                  | 0 = Comparator module is disabled (reduces power consumption) |
| 14  | Unimplemented: Read as ‘0’                      |         |
| 13  | CMPSIDL: Comparator Stop in Idle Mode bit       | 1 = The comparator clocks will be stopped and the bias current will be disabled. The comparators will not recover from Idle mode.  
          |                                                  | 0 = No operational changes for the comparators from normal mode. The comparators will recover from Idle mode.  
          |                                                  | If a device has multiple comparators, any CMPSIDL bit set to ‘1’ will disable all comparators while in Idle mode. |
| 12-11 | HYSSEL<1:0>: Comparator Hysteresis Select bits | 11 = 45 mV hysteresis  
          |                                                  | 10 = 30 mV hysteresis  
          |                                                  | 01 = 15 mV hysteresis  
          |                                                  | 00 = No hysteresis selected |
| 10  | FLTREN: Digital Filter Enable bit                | 1 = Digital filter is enabled  
          |                                                  | 0 = Digital filter is disabled |
| 9   | FCLKSEL: Digital Filter and Pulse Stretcher Clock Select bit | 1 = Digital Filter and Pulse Stretcher operates with PWM clock  
          |                                                  | 0 = Digital Filter and Pulse Stretcher operates with system clock |
| 8   | DACOE: DAC Output Enable bit(1)                | 1 = DAC analog voltage is output to DACOUT pin(2)  
          |                                                  | 0 = DAC analog voltage is not connected to DACOUT pin |
| 7-6 | INSEL<1:0>: Comparator Input Source Select bits | 11 = Select CMPxD input pin  
          |                                                  | 10 = Select CMPxC input pin  
          |                                                  | 01 = Select CMPxB input pin  
          |                                                  | 00 = Select CMPxA input pin |
| 5   | EXTREF: External Reference Enable bit           | 1 = External source provides reference to DAC (maximum DAC voltage determined by external voltage source)  
          |                                                  | 0 = Internal reference sources provide reference to DAC (maximum DAC voltage determined by RANGE bit setting) |

**Legend:**
- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as ‘0’
- -n = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- x = Bit is unknown

**Note 1:** The DACOE bit is not implemented in the dsPIC33FJ06GS001 device.

**Note 2:** At any given time, DACOUT can only be associated with a single comparator.
Register 45-1: **CMPCONx: Comparator x Control Register (Continued)**

<table>
<thead>
<tr>
<th>bit</th>
<th>Description</th>
<th>Value 1</th>
<th>Value 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td><strong>HYSPOL</strong>: Comparator Hysteresis Polarity Select bit</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 = Hysteresis is applied to falling edge of the comparator output</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0 = Hysteresis is applied to rising edge of the comparator output</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td><strong>CMPSTAT</strong>: Current state of comparator output including CMPPOL selection</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td><strong>HGain</strong>: DAC High Gain Enable bit</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 = Reference DAC output to comparator is scaled to 1.8 times</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0 = Reference DAC output to comparator is scaled to 1.0 times</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td><strong>CMPPOL</strong>: Comparator Output Polarity Control bit</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 = Output is inverted</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0 = Output is not inverted</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td><strong>RANGE</strong>: DAC Output Voltage Range bit</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 = High range: Maximum DAC value = AVDD/2 (1.65V at 3.3V AVDD)</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0 = Low range: Maximum DAC value = INTREF (1.2V ±1%)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:** The DACOE bit is not implemented in the dsPIC33FJ06GS001 device.

**Note 2:** At any given time, DACOUT can only be associated with a single comparator.
### Section 45. High-Speed Analog Comparator

**Register 45-2: CMPDACx: Comparator x DAC Control Register**

<table>
<thead>
<tr>
<th>bit 15</th>
<th>bit 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>bit 7</th>
<th>bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
</tbody>
</table>

**Legend:**
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as '0'
- **-n** = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- **x** = Bit is unknown

- **bit 15-10** Unimplemented: Read as ‘0’
- **bit 9-0** **CMREF<9:0>: Comparator Reference Voltage Select bits**

  | 1111111111 | (CMREF * INTREF/1024) or [CMREF * (AVDD/2)/1024] volts depending on RANGE bit, or (CMREF * EXTREF/1024) if the EXTREF bit is set |
  | 0000000000 | 0.0V |

**Note 1:** When using an external reference source, the output voltage of the DAC is lower than the set value due to the presence of an internal Electrostatic Discharge (ESD) protection resistor. For a typical device with an internal ESD resistor of approximately 300Ω and EXTREF of 1.8V, the difference in output voltage of the DAC varies from 7 mV (for CMREF = 0x000) to 97 mV (for CMREF = 0x3FF).

**Note 2:** The ESD resistor has no effect when using INTREF or AVDD/2 as the DAC reference source.
45.4  CONFIGURING THE HIGH-SPEED ANALOG COMPARATOR

The High-Speed Analog Comparator module is configured using the CMPCONx register. The INSEL<1:0> bits (CMPCONx<7:6>) are used to select the comparator input pin. The signal to be monitored must be connected to this pin.

The EXTREF bit (CMPCONx<5>) selects between an external reference source or the internal reference source. If the EXTREF bit is set (CMPCONx<5> = 1), the voltage applied to the EXTREF pin provides the comparator reference voltage.

If the EXTREF bit is cleared (CMPCONx<5> = 0), the RANGE bit (CMPCONx<0>) determines the comparator reference voltage. If low range is selected (CMPCONx<0> = 0), the internal band gap reference (INTREF) provides the comparator reference voltage. If high range is selected (CMPCONx<0> = 1), AVDD/2 provides the comparator reference voltage. The polarity of the analog comparator is selected by configuring the CMPPOL bit (CMPCONx<1>).

45.4.1  10-Bit DAC

Each analog comparator in the High-Speed Analog Comparator module has a dedicated 10-bit DAC that is used to program the comparator threshold voltage.

Each DAC has an output enable bit in the Comparator Control register, DACOE bit (CMPCONx<8>), that enables the DAC reference voltage to be an output on the device (DACOUT). The DACOUT can only be associated with a single comparator at any given time. When more than one DACOE bit is set, the DACOUT pin will reflect the DAC output of the comparator with the highest priority. The comparator priority is based on the comparator number, with Comparator 1 having the highest priority.

The full range of the DAC (AVDD/2) will typically be used when the chosen input source pin is shared with an ADC input.

The reduced range option (INTREF) is typically used when monitoring currents through a current sense shunt resistor. Usually, the measured voltages in such applications are small (< 1.25V); therefore, the option of using a reduced reference range for the comparator extends the available DAC resolution in these applications. The use of an external reference enables the user to connect to a reference that better suits their application.

45.4.2  DAC Buffer Gain

The output of the DAC is amplified through the DAC buffer. The amplifier functions as a 1x gain amplifier, or as a 1.8x gain amplifier. The gain is selected by configuring the HGAIN bit (CMPCONx<2>).

Using the 1.8x gain option will increase the reference voltage of the analog comparator up to a maximum of 3.0V. Selecting a higher reference voltage for the analog comparator can improve the signal-to-noise ratio in SMPS and motor control applications.

45.4.3  Pulse Stretcher

The analog comparator can respond to a very fast transient signals. To avoid a comparator malfunction, after choosing the comparator output polarity using the CMPPOL bit (CMPCONx<1>), the signal is passed to a pulse stretching circuit.

For reliable operation, the pulse stretcher waits for the comparator output to be in a high state or low state for at least three times the selected clock cycles or three PWM cycles. The digital filter and pulse stretcher clock are selected by configuring the FCLKSEL bit (CMPCONx<9>).

45.4.4  Digital Filter

The digital filter processes the comparator signal from the pulse stretcher circuit. The digital filter is enabled by the FLTREN bit (CMPCONx<10>). The digital filter operates with the clock selected by the FCLKSEL bit (CMPCONx<9>). The comparator signal must be stable either in a high state or low state for at least three times the selected clock cycles or three PWM cycles for it to pass through the digital filter.
45.4.5 Comparator Outputs

The selected output polarity, pulse stretched and digital filtered comparator signal are made available to the PWM module as a current-limit and/or Fault signal. The stretched and filtered comparator signal is then used as a status signal, and to generate interrupt request signals. The comparator signal to the PWM module is directly generated from the comparator output and is not filtered by the digital filter and pulse stretcher.

45.4.6 Interaction with Digital I/O Pin Buffers

When the High-Speed Analog Comparator module is enabled, and a pin is selected as the source for the comparator, the digital input buffer associated with that pin will be disabled. This is done to prevent excessive current in the digital buffer due to analog input voltages.

45.4.7 Glitch Filter

In many motor and power control applications, the analog comparator input signals can be corrupted by the large electromagnetic fields generated by the associated external switching power transistors. Corruption of the analog input signals to the comparator can cause unwanted comparator output transitions. The programmable digital output filter can minimize the effects of the input signal corruption.

The digital filter requires three consecutive input samples to be similar before the output of the filter can change state. Assuming the current state is ‘0’, an input string of ‘001010110111’ will only yield an output state of ‘1’ at the end of the example sequence after the three consecutive ‘1’s. Similarly, a sequence of three consecutive ‘0’s are required before the output will change to a ‘0’ state.

Because of the requirement of three similar consecutive states for the filter, the selected digital filter clock period must be one-third or less than the maximum desired comparator response time.

In Sleep mode or Idle mode, the glitch filter is bypassed to enable an asynchronous signal from the comparator to the interrupt controller. This asynchronous signal can be used to wake-up the processor from Sleep mode or Idle mode.

45.4.8 Analog Comparator Interrupt

The analog comparator interrupt can be used to service the comparator switching event and can be enabled or disabled from the interrupt controller. The analog comparator interrupt, if enabled, generates the comparator interrupt signal on the rising edge of the comparator output following the polarity processing through the CMPPOL bit (CMPCONx<N1>), and the subsequent processing by the pulse stretcher and the digital filter logic.

It is very important that the interrupt be generated only on the selected rising edge and not on the subsequent falling edge. If the CMPPOL bit is changed during operation, the CMPPOL bit change will not cause an interrupt. Only the selected edge of an actual change of the comparator output status will initiate an interrupt.

Note: To guarantee an interrupt request to pass through the glitch filter, the comparator output must remain active for at least three instruction cycles. The comparator signal to the PWM module is directly generated from the comparator output and does not get filtered by the digital filter and pulse stretcher.
45.4.9 Comparator Hysteresis Control

The HYSSEL<1:0> bits (CMPCONx<12:11>) specify the amount of hysteresis for the analog comparator. The HYSPOL bit (CMPCONx<4>) specifies whether hysteresis is applied to the rising edge or falling edge of the signal.

Configuration of hysteresis (see Example 45-1) helps the comparator to avoid oscillation (i.e., toggling of the comparator output), which could be caused by noise in the non-inverting input.

Example 45-1: Configuration of Hysteresis Control

```
// Select comparator hysteresis
CMPCON1bits.HYSSEL = 3; /* 45 mV hysteresis selected */
CMPCON1bits.HYSPOL = 0; /* Hysteresis is applied to rising edge of the */
/* comparator output */
```

45.4.10 Operation in Sleep and Idle Modes

The comparator can be disabled while in Idle mode by setting the CMPSIDL bit to a ‘1’ (CMPCONx<13>). Setting the CMPSIDL bit for any one of the comparators causes the entire High-Speed Analog Comparator module to be disabled while in Idle mode.

If the High-Speed Analog Comparator module is disabled (CMPCONx<15> = 0), all of the analog comparators and the DACs are disabled to reduce power consumption.

45.5 APPLICATION INFORMATION

The High-Speed Analog Comparator module provides comparators that can be used in many power conversion applications. The outputs of the High-Speed Analog Comparator module can be used to perform the following functions:

- Generate an interrupt
- Trigger an ADC sample and convert process
- Truncate the PWM signal (current-limit)
- Truncate the PWM period (current reset)
- Disable the PWM outputs (Fault latch)

The output of the High-Speed Analog Comparator module can be used in multiple modes at the same time. For example, comparator output can be used to generate an interrupt, have the ADC take a sample and convert it, and truncate the PWM output, all in response to a voltage being detected beyond its expected value.

The High-Speed Analog Comparator module can also be used to wake-up the system from Sleep mode or Idle mode when the analog input voltage exceeds the programmed threshold voltage.

The potential applications of the High-Speed Analog Comparator module are numerous and varied. The following section describes some typical applications in power conversion circuits.

45.5.1 Power Factor Correction (PFC) Boost Converter: PWM Reset Using the High-Speed Analog Comparator

Analog comparators are widely used in PFC boost converter applications as illustrated in Figure 45-3. The High-Speed Analog Comparator module can be utilized for this application instead of adding expensive circuitry. The High-Speed Analog Comparator is used in conjunction with the High-Speed Power Supply PWM module to generate the Current Reset mode PWM signal. For more information on this PWM mode of operation, refer to Section 43. “High-Speed PWM” (DS70323).

The High-Speed Analog Comparator is configured to reset the PWM module when the measured current through the inductor falls below the minimum acceptable current level. This minimum current level is determined by the application.
Initially, the power semiconductor switch is turned ON. After a constant ON time, the switch is turned OFF and the PWM module waits for the current to decay below the comparator threshold. When the current falls below the threshold, the comparator resets the PWM module, turning the power semiconductor switch back ON, and thereby energizing the inductor.

Figure 45-3: Application of Current Reset PWM Mode

45.6 HIGH-SPEED ANALOG COMPARATOR LIMITATIONS

45.6.1 Comparator Input Range

The High-Speed Analog Comparator has a limitation for the input Common Mode Range (CMR) to not exceed (AVDD - 1.5V). The HGAIN bit (CMPCONx <2>) is enabled, and the High-Speed Analog Comparator input Common Mode Range (CMR) can be extended to 3V. This means that both inputs to the comparator (the selected CMPx input pin and the selected reference source) should be within this range. As long as one of the inputs is within the CMR, the comparator output will be correct. However, any input exceeding the CMR limitation will cause the comparator input to be saturated. If both inputs exceed the CMR, the comparator output will be indeterminate.

45.6.2 DAC Input Range

The maximum reference voltage input to the DAC should not exceed (AVDD - 1.6V). If the external reference voltage input exceeds this value, the DAC output will become indeterminate.

45.6.3 EXTREF Range

If EXTREF is selected as the comparator reference source, the voltage at the EXTREF pin should not exceed (AVDD - 1.5V). If the voltage at EXTREF pin exceeds this value, the comparator output may become unpredictable.
#### 45.7 REGISTER MAP

A summary of the registers associated with the High-Speed Analog Comparator module is provided in Table 45-1.

<table>
<thead>
<tr>
<th>File Name</th>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>All Resets</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMPCONx</td>
<td>CMPON</td>
<td>—</td>
<td>CMPSIDL</td>
<td>HYSEL&lt;1:0&gt;</td>
<td>FLTREN</td>
<td>FCLKSEL</td>
<td>DACOE</td>
<td>INSEL&lt;1:0&gt;</td>
<td>EXTREF</td>
<td>HYSPOL</td>
<td>CMPSTAT</td>
<td>HGAIN</td>
<td>CMPPOL</td>
<td>RANGE</td>
<td>0000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMPDACx</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>CMREF&lt;9:0&gt;</td>
<td>0000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Legend:**
- x = unknown value on Reset, — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal.

**Note 1:** Not all bits are available for all dsPIC33F/PIC24H devices. Refer to the specific device data sheet for more information.
### 45.8 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33F/PIC24H device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the High-Speed Analog Comparator module are:

<table>
<thead>
<tr>
<th>Title</th>
<th>Application Note #</th>
</tr>
</thead>
<tbody>
<tr>
<td>No related application notes at this time.</td>
<td>N/A</td>
</tr>
</tbody>
</table>

**Note:** Please visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the dsPIC33F/PIC24H device family.
45.9 REVISION HISTORY

Revision A (August 2007)
This is the initial released version of this document.

Revision B (December 2010)
This revision includes the following updates:
- Added a note at the beginning of the section, which provides information on complementary documentation
- Updated the dsPIC33F references in the entire document as dsPIC33F/PIC24H
- Added Figure 45-1: High-Speed Analog Comparator Equivalent Circuit
- Updated the CMPSIDL bit definition in Register 45-1
- Added a note after Register 45-2
- Added 45.4.8 “Analog Comparator Interrupt”
- Added “If the High-Speed Analog Comparator module is disabled (CMPCONx<15> = 0), all of the analog comparators and the DACs are disabled to reduce power consumption.”
- Minor changes to the text and formatting have been incorporated throughout the document

Revision C (June 2011)
This revision includes the following updates:
- Examples:
  - Added Example 45-1
- Figures:
  - Removed Figure 45-1: High-Speed Analog Comparator Equivalent Circuit
  - Added Figure 45-2
- Notes:
  - Removed Note 1 in Register 45-1
  - Added Note 2 in Register 45-1 and Register 45-2
  - Removed Note 3 in Register 45-2
  - Updated the Note in 45.4.8 “Analog Comparator Interrupt”
  - Added Note 1 in Table 45-1
- Registers:
  - Updated Register 45-1
- Sections:
  - Updated 45.1 “Introduction”
  - Updated the CMPDACx: Comparator x DAC Control Register description in 45.3 “Control Registers”
  - Updated the third paragraph in 45.4 “Configuring the High-Speed Analog Comparator”
  - Added the following sub sections: 45.4.2 “DAC Buffer Gain”, 45.4.3 “Pulse Stretcher”, 45.4.4 “Digital Filter” and 45.4.5 “Comparator Outputs”
  - Removed 45.4.6 “Programmable Hysteresis Band”
  - Updated 45.4.7 “Glitch Filter”
  - Updated 45.4.8 “Analog Comparator Interrupt”
  - Added 45.4.10 “Operation in Sleep and Idle Modes”
- Tables:
  - Updated Table 45-1
- Updated all dsPIC33F references to dsPIC33F/PIC24H
- Minor changes to the text and formatting were incorporated throughout the document
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, PIC32 logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, Hi-TECH C, Linear Active Thermistor, MxDev, MxLab, Seeval and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICWorks, dsPEAK, ECAN, Economonitor, FanSense, Hi-Tide, In-Circuit Serial Programming, ICSP, Mendi, MIWI, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.


Printed on recycled paper.


Quality Management System Certified by DNV

ISO/TS 16949:2009

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, Keeloq® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
## Worldwide Sales and Service

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
http://www.microchip.com/support  
Web Address: www.microchip.com

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Cleveland**  
Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260

**Indianapolis**  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**Santa Clara**  
Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445

**Toronto**  
Mississauga, Ontario, Canada  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9888-6733  
Fax: 61-2-9888-6755

**China - Beijing**  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Chongqing**  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

**China - Hangzhou**  
Tel: 86-571-2819-3180  
Fax: 86-571-2819-3189

**China - Hong Kong SAR**  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**  
Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760

**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xian**  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2388130

**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513

**Japan - Yokohama**  
Tel: 81-45-471-6166  
Fax: 81-45-471-6122

**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068

**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-6578-300  
Fax: 886-3-6578-370

**Taiwan - Kaohsiung**  
Tel: 886-7-213-7830  
Fax: 886-7-330-9305

**Taiwan - Taipei**  
Tel: 886-2-2500-6610  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**UK - Wokingham**  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820

05/02/11