Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip’s products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KeeLog, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, IGSP, ICEPIC, Linear Active Thermistor, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rLAB, rPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance and WiperLock are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2005, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company’s quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOC® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
dsPIC® High-Performance 16-bit Digital Signal Controller Family Overview

Operating Range:
- DC – 30 MIPS (30 MIPS @ 4.5-5.5V, -40 to 85°C)
- Wide VDD range: 2.5-5.5V
- Ind. (-40 to 85°C) and Ext. (-40 to 125°C)

High-Performance DSC CPU:
- Modified Harvard architecture
- C compiler optimized instruction set
- 16-bit wide data path
- 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- Linear data memory addressing up to 64 Kbytes
- 84 base instructions: mostly 1 word/1 cycle
- 16 16-bit General Purpose Registers (GPR)
- 2 40-bit accumulators:
  - With rounding and saturation options
- Flexible and powerful addressing modes:
  - Indirect, Modulo and Bit-Reversed
- Software stack
- 16 x 16 fractional/integer multiply operations
- 32/16 and 16/16 divide operations
- Single cycle multiply-and-accumulate:
  - Accumulator write back for DSP operations
  - Dual data fetch
- 40-stage barrel shifter

Interrupt Controller:
- 5-cycle latency
- Up to 45 interrupt sources, up to 5 external
- 7 programmable priority levels
- 4 processor exceptions

Digital I/O:
- Up to 54 programmable digital I/O pins
- Wake-up/Interrupt-on-change on up to 24 pins
- 25 mA sink and source on all I/O pins

On-Chip Flash, Data EEPROM and SRAM:
- Flash program memory: up to 144 Kbytes:
  - 10,000 erase/write cycles, min. (-40 to 85°C)
  - 100,000 erase/write cycles, typical
- Data EEPROM: up to 4 Kbytes:
  - 100,000 erase/write cycles, min. (-40 to 85°C)
  - 1M erase/write cycles, typical
- Data EEPROM retention > 20 years
- Data SRAM: up to 8 Kbytes

System Management:
- Flexible clock options:
  - External, crystal, resonator, internal RC
  - Fully integrated PLL (4X, 8X, 16X)
  - Extremely low jitter PLL
- Programmable Power-up Timer
- Oscillator start-up timer/stabilizer
- Watchdog Timer with its own RC oscillator
- Fail-Safe Clock Monitor
- Reset by multiple sources

Power Management:
- Switch between clock sources in real time
- Programmable low-voltage detect
- Programmable Brown-out Reset
- Idle and Sleep modes with fast wake-up

Timers/Capture/Compare/PWM:
- Timer/counters: up to 5 16-bit timers:
  - Can pair up to make 32-bit timers
  - 1 timer can run as real-time clock with external 32 KHz oscillator
  - Programmable prescaler
- Input capture: up to 8 channels:
  - Capture on up, down or both edges
  - 16-bit Capture input functions
  - 4-deep FIFO on each capture
- Output compare: up to 8 channels:
  - Single or dual 16-bit Compare mode
  - 16-bit glitchless PWM mode
Communication Modules:
- 3-wire SPI™: up to 2 modules:
  - Framing supports I/O interface to simple codecs
  - Supports 8-bit and 16-bit data
  - Supports all serial clock formats and sampling modes
- I²C™ full multi-master Slave mode support:
  - 7-bit and 10-bit addressing
  - Bus collision detection and arbitration
- UART: up to 2 modules:
  - Interrupt-on-address bit detect
  - Wake-up on Start bit from Sleep mode
  - 4-character TX and RX FIFO buffers
- Data Conversion Interface (DCI) module
  - Codec interface
  - Supports I2S and AC’97 protocols
  - Up to 16-bit data words, up to 16 words per frame
  - 4-word deep TX and RX buffers
- CAN 2.0B active: up to 2 modules:
  - 3 transmit and 2 receive buffers
  - 6 receive filters and 2 masks
  - Loopback, Listen Only and Listen All Messages modes for diagnostics and bus monitoring
  - Wake-up on CAN message

Motor Control Peripherals:
- Motor Control PWM: up to 8 channels:
  - 4 duty cycle generators
  - Independent or Complementary mode
  - Programmable dead time and output polarity
  - Edge or center aligned
  - Manual output override control
  - Up to 2 Fault inputs
  - Trigger for A/D conversions
  - PWM Frequency for 16-bit resolution (@ 30 MIPS) = 915 Hz for Edge-Aligned mode, 457.5 Hz for Center-Aligned mode
  - PWM Frequency for 11-bit resolution (@ 30 MIPS) = 29.3 KHz for Edge-Aligned mode, 14.65 KHz for Center-Aligned mode

Analog-to-Digital Converters:
- 10-bit 1 Msp/s A/D Converter module:
  - 2 or 4 simultaneous samples
  - Up to 16 input channels with auto scanning
  - 16 deep result buffer
  - Conversion start can be manual or synchronized with 1 of 4 trigger sources
  - Conversion possible in Sleep mode
  - ±1 LSB max. integral non-linearity
  - ±1 LSB max. differential non-linearity
- 12-bit 200 ksps A/D Converter module:
  - Up to 16 input channels with auto scanning
  - 16 deep result buffer
  - Conversion start can be manual or synchronized with 1 of 3 trigger sources
  - Conversion possible in Sleep mode
  - ±1 LSB max. integral non-linearity
  - ±1 LSB max. differential non-linearity

CMOS Flash Technology:
- Low-power, high-speed Flash technology
- Fully static design
- Wide operating voltage range (2.5V to 5.5V)
- Industrial and extended temperature ranges
- Low-power consumption

Packaging:
- 80-pin TQFP (12x12x1 mm, 14x14x1 mm)
- 64-pin TQFP (10x10x1 mm, 14x14x1 mm)
- 40-pin DIP, 44-pin TQFP
- 28-pin DIP (300 mil), 28-pin SOIC
- 28-pin QFN
- 18-pin DIP (300 mil), 18-pin SOIC

Note: See Table 1-1, Table 1-2 and Table 1-3 for exact peripheral features per device.
1.0 dsPIC30F PRODUCT FAMILIES

1.1 General Purpose Family

The dsPIC30F General Purpose Family (Table 1-1) is ideal for a wide variety of 16-bit MCU embedded applications. The variants with codec interfaces are well suited for audio applications.

**TABLE 1-1: dsPIC30F GENERAL PURPOSE FAMILY VARIANTS**

| Device          | Pins  | Program Memory | Instruction | SRAM Bytes | EEPROM Bytes | Timer 16-bit | Input Capture | Output Compare | Codec Interface | A/D 12-bit | UART | SPI™ | I2C™ | CAN | I/O Pins (Max.) | Packages |
|-----------------|-------|----------------|-------------|------------|--------------|--------------|---------------|----------------|----------------|------------|------|------|------|-----|-----|----------------|----------|
| dsPIC30F3014    | 40/44 | 24K 8K 2048 1024 | 3 2 2 — | 13 ch 2 1 1 — | 30 PG, PT    |
| dsPIC30F4013    | 40/44 | 48K 16K 2048 1024 | 5 4 4 AC’97, I2S | 16 ch 2 1 1 | 30 PG, PT    |
| dsPIC30F5011    | 64    | 66K 22K 4096 1024 | 5 8 8 AC’97, I2S | 16 ch 2 2 1 2 | 52 PT       |
| dsPIC30F6011(3) | 64    | 132K 44K 6144 2048 | 5 8 8 — | 16 ch 2 2 1 2 | 52 PF, PT   |
| dsPIC30F6012(3) | 64    | 144K 48K 8192 4096 | 5 8 8 AC’97, I2S | 16 ch 2 2 1 2 | 52 PF, PT   |
| dsPIC30F6013    | 80    | 66K 22K 4096 1024 | 5 8 8 AC’97, I2S | 16 ch 2 2 1 2 | 68 PT       |
| dsPIC30F6014(3) | 80    | 132K 44K 6144 2048 | 5 8 8 — | 16 ch 2 2 1 2 | 68 PF, PT   |

**Note**

1: Maximum I/O pin count includes pins shared by the peripheral functions.
2: All 28- and 40-pin devices may be offered in ML packages in the future, depending on die size.
3: This device is not recommended for new designs.

1.2 Motor Control and Power Conversion Family

These variants of dsPIC30F controllers (Table 1-2) support a variety of motor control applications such as brushless DC motors, single and 3-phase induction motors, and switched reluctance motors. They are also well suited for Uninterrupted Power Supply (UPS), inverters, switched mode power supplies and power factor correction, and also for controlling the Power Management module in servers, telecommunication equipment and other industrial equipment.

**TABLE 1-2: dsPIC30F MOTOR CONTROL AND POWER CONVERSION FAMILY VARIANTS**

| Device          | Pins  | Program Memory | Instruction | SRAM Bytes | EEPROM Bytes | Timer 16-bit | Input Capture | Output Compare | Motor Control PWM | A/D 10-bit/1Msps | Quad Enc. | UART | SPI™ | CAN | I/O Pins (Max.) | Packages |
|-----------------|-------|----------------|-------------|------------|--------------|--------------|---------------|----------------|------------------|------------------|-----------|------|------|-----|-----|----------------|----------|
| dsPIC30F2010    | 28    | 12K 4K 512 1024 | 3 4 2 6 ch | 6 ch 1 1 1 — | 20 SOG, PG, ML |
| dsPIC30F3010    | 28    | 24K 8K 1024 1024 | 5 4 2 6 ch | 6 ch 1 1 1 — | 20 SOG, PG    |
| dsPIC30F4012    | 28    | 48K 16K 2048 1024 | 5 4 2 6 ch | 6 ch 1 1 1 1 | 20 SOG, PG, PG |
| dsPIC30F3011    | 40/44 | 24K 8K 1024 1024 | 5 4 4 6 ch | 9 ch 1 2 1 1 | 30 PG, PT     |
| dsPIC30F4011    | 40/44 | 48K 16K 2048 1024 | 5 4 4 6 ch | 9 ch 1 2 1 1 | 30 PG, PT     |
| dsPIC30F5015    | 64    | 66K 22K 4096 1024 | 5 4 4 8 ch | 16 ch 1 2 1 2 | PT            |
| dsPIC30F6015    | 64    | 144K 48K 8192 4096 | 5 8 8 8 ch | 16 ch 1 2 1 2 | 52 PT         |
| dsPIC30F6010(3) | 80    | 144K 48K 8192 4096 | 5 8 8 8 ch | 16 ch 1 2 1 2 | 68 PF, PT     |

**Note**

1: Maximum I/O pin count includes pins shared by the peripheral functions.
2: All 28- and 40-pin devices may be offered in ML packages in the future, depending on die size.
3: This device is not recommended for new designs.
1.3 Sensor Family

The dsPIC30F Sensor Family products (Table 1-3) have features that support high-performance, low-cost embedded control applications. The 18- and 28-pin packages are designed to fit space-critical applications.

### TABLE 1-3: dsPIC30F SENSOR PROCESSOR FAMILY VARIANTS

<table>
<thead>
<tr>
<th>Device</th>
<th>Pins</th>
<th>Program Memory</th>
<th>SRAM Bytes</th>
<th>EEPROM Bytes</th>
<th>Timer 16-bit</th>
<th>Input Capture</th>
<th>Output Compare</th>
<th>A/D 12-bit</th>
<th>UART</th>
<th>SPI™</th>
<th>I²C™</th>
<th>I/O Pins (max)</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>dsPIC30F2011</td>
<td>18</td>
<td>12K</td>
<td>4K</td>
<td>0</td>
<td>3</td>
<td>2</td>
<td>2</td>
<td>8 ch</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>12</td>
<td>SOG, PG</td>
</tr>
<tr>
<td>dsPIC30F2012</td>
<td>28</td>
<td>12K</td>
<td>4K</td>
<td>0</td>
<td>3</td>
<td>2</td>
<td>2</td>
<td>10 ch</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>20</td>
<td>SOG, PG</td>
</tr>
</tbody>
</table>

Note 1: Maximum I/O pin count includes pins shared by the peripheral functions.

2: All 28- and 40-pin devices may be offered in ML packages in the future, depending on die size.

1.4 Product Identification System

Figure 1-1 illustrates the part number structure.

To order or obtain information (e.g., on pricing or delivery), refer to the factory or a listed sales office (sales offices and locations are listed in the back of this document).

### FIGURE 1-1: PART NUMBER STRUCTURE

- **dsPIC30F5011AT-30I/SOG-ES**
  - Custom ID (3 digits) or Engineering Sample (ES)
  - Package:
    - PT = TQFP 10x10
    - PT = TQFP 12x12
    - PF = TQFP 14x14
    - PG = DIP
    - SPG = SPDIP
    - SOG = SOIC
    - ML = QFN 6x6 or 8x8
    - S = Die (Waffle Pack)
    - W = Die (Wafers)
  - Temperature:
    - I = Industrial -40°C to +85°C
    - E = Extended High Temp -40°C to +125°C
  - Speed:
    - 20 = 20 MIPS
    - 30 = 30 MIPS
  - T = Tape and Reel
  - A,B,C,… = Revision Level
2.0 dsPIC30F DEVICE FAMILY
OVERVIEW

The dsPIC30F device family employs a powerful 16-bit architecture that seamlessly integrates the control features of a microprocessor (MCU) with the computational capabilities of a digital signal processor (DSP). The resulting functionality is ideal for applications that rely on high-speed, repetitive computations as well as control.

The DSP engine, dual 40-bit accumulators, hardware support for division operations, barrel shifter, 17 x 17 multiplier, a large array of 16-bit working registers and a wide variety of data addressing modes, together provide the dsPIC30F CPU with extensive mathematical processing capability. Flexible and deterministic interrupt handling, coupled with a powerful array of peripherals, renders the dsPIC30F devices suitable for control applications. Reliable, field programmable Flash program memory and data EEPROM ensure scalability of applications that use dsPIC30F devices.

Figure 2-1 shows a sample device block diagram typical of the dsPIC30F product family.
3.0 DEVICE OVERVIEW FOR GENERAL PURPOSE AND SENSOR FAMILIES

Figure 3-1 shows a sample device block diagram typical of the dsPIC30F General Purpose Product Family. Pin functionality and pinouts for this family are shown in Appendix A.

Note: The device depicted in Figure 3-1 is representative of this family. Other devices of the same family may vary in terms of number of pins and multiplexing of pin functions. Typically, smaller devices in the family contain a subset of the peripherals present in the device(s) shown here.

FIGURE 3-1: dsPIC30F5013/6013A/6014A BLOCK DIAGRAM
4.0 DEVICE OVERVIEW FOR MOTOR CONTROL AND POWER CONVERSION FAMILY

Figure 4-1 shows a sample device block diagram typical of the dsPIC30F Motor Control Product Family. Pin functionality and pinouts for this family are shown in Appendix B.

Note: The device depicted in Figure 4-1 is representative of this family. Other devices of the same family may vary in terms of number of pins and multiplexing of pin functions. Typically, smaller devices in the family contain a subset of the peripherals present in the device(s) shown here.

FIGURE 4-1: dsPIC30F6010A BLOCK DIAGRAM
5.0 CPU ARCHITECTURE

5.1 Overview

The dsPIC30F CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word, with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented, as illustrated in Figure 5-1, varies from one device to another. A single-cycle instruction pre-fetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The dsPIC30F devices have sixteen 16-bit working registers in the programmer’s model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer for interrupts and calls.

The dsPIC30F instruction set has two classes of instructions: the MCU class of instructions and the DSP class of instructions. These two instruction classes are seamlessly integrated into the architecture and execute from a single execution unit. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency.

5.1.1 DATA MEMORY OVERVIEW

The data space can be addressed as 32 Kwords or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operate solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device specific.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program-to-data-space mapping feature lets any instruction access program space as if it were data space.
5.1.2 ADDRESSING MODES OVERVIEW

Overhead free circular buffers (modulo addressing) are supported in both X and Y address spaces. The modulo addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports bit-reversed addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The CPU supports Inherent (no operand), Relative, Literal, Memory Direct, Register Direct and Register Indirect Addressing modes. Each instruction is associated with a predefined addressing mode group depending upon its functional requirements. As many as 6 addressing modes are supported for each instruction.

For most instructions, the dsPIC30F is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

5.1.3 DSP ENGINE OVERVIEW

The DSP engine features a high speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value up to 16 bits right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM memory data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.

5.1.4 SPECIAL MCU FEATURES

The dsPIC30F features a 17-bit by 17-bit single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed-sign multiplication, it also achieves accurate results for special operations such as (-1.0) x (-1.0).

The dsPIC30F supports 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit left or right shift, in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.

5.1.5 INTERRUPT OVERVIEW

The dsPIC30F has a vectored exception scheme with up to 8 sources of non-maskable traps and 54 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

5.1.6 FEATURES TO ENHANCE COMPILER EFFICIENCY

In addition to extensive DSP capability, the CPU architecture possesses several features that lead to a more efficient (code size and speed) C compiler.

1. For most instructions, three-parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.
2. Instruction addressing modes are extremely flexible to meet compiler needs.
3. The working register array consists of 16 x 16-bit registers, each of which can act as data, address or offset registers. One working register (W15) operates as the software Stack Pointer for interrupts and calls.
4. Linear indirect access of all data space is possible, plus the memory direct address range is up to 8 Kbytes. This capability, together with the addition of 16-bit direct address MOV based instructions, has provided a contiguous linear addressing space.
5. Linear indirect access of 32 Kword (64 Kbyte) pages within program space is possible, using any working register via new table read and write instructions.
6. Part of data space can be mapped into program space, allowing constant data to be accessed as if it were in data space.
5.2 Programmer’s Model

The programmer’s model, shown in Figure 5-2, consists of 16 x 16-bit working registers (W0 through W15), 2 x 40-bit accumulators (ACCA and ACCB), STATUS Register (SR), Data Table Page register (TBLPAG), Program Space Visibility Page register (PSVPAG), DO and REPEAT registers (DOSTART, DOEND, DCOUNT and RCOUNT) and Program Counter (PC). The working registers can act as data, address or offset registers. All registers are memory mapped. W0 is the W register for all instructions that perform file register addressing.

Some of these registers have a shadow register associated with them (see the legend in Figure 5-2). The shadow register is used as a temporary holding register and can transfer its contents to or from its host register upon some event occurring in a single cycle. None of the shadow registers are accessible directly.

When a byte operation is performed on a working register, only the Least Significant Byte of the target register is affected. However, a benefit of memory mapped working registers is that both the Least and Most Significant Bytes can be manipulated through byte wide data memory space accesses.

W15 is the dedicated software Stack Pointer (SP). It is automatically modified by exception processing and subroutine calls and returns. However, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies the reading, writing and manipulation of the Stack Pointer (e.g., creating stack frames).

W14 has been dedicated as a Stack Frame Pointer, as defined by the LNK and ULNK instructions. However, W14 can be referenced by any instruction in the same manner as all other W registers.

The Stack Pointer always points to the first available free word and grows from lower addresses towards higher addresses. It pre-decrements for stack pops (reads) and post-increments for stack pushes (writes).
**FIGURE 5-2: PROGRAMMER’S MODEL**

- **DIV and MUL Result Registers**
- **MAC Operand Registers**
- **MAC Address Registers**
- **DSP Accumulators**
- **Program Counter**
- **Data Table Page Address**
- **Program Space Visibility Page Address**
- **REPEAT Loop Counter**
- **DO Loop Counter**
- **DO Loop Start Address**
- **DO Loop End Address**
- **Core Configuration Register**
- **STATUS Register**

Legend:
- Push.S Shadow
- Do Shadow

*W15 and SPLIM not shadowed*
5.3 Data Address Space

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

5.3.1 X AND Y DATA SPACES

The X data space is used by all instructions and supports all addressing modes. There are separate read and write data buses for X data space. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSA, MPY, MPY.N, and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support modulo addressing for all instructions, subject to addressing mode restrictions. Bit-reversed addressing is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent (an example is shown in Figure 5-3) and is not user programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes or 32 Kwords, though the implemented memory locations vary from one device to another.

5.3.2 DATA SPACE WIDTH

The core data width is 16-bits. All internal registers are organized as 16-bit wide words. Data space memory is organized in byte addressable, 16-bit wide blocks. Figure 5-3 depicts a sample data space memory map for the dsPIC30F.

5.3.3 DATA ALIGNMENT

To help maintain backward compatibility with PICmicro® devices and improve data space memory usage efficiency, the dsPIC30F instruction set supports both word and byte operations. Data is aligned in data memory and registers as words, but all data space EAs resolve to bytes. Data byte reads will read the complete word which contains the byte, using the Least Significant bit (LSb) of any EA to determine which byte to select.

As a consequence of this byte accessibility, all effective address calculations are internally scaled. For example, the core would recognize that Post-Modified Register Indirect Addressing mode, [Ws++], will result in a value of Ws+1 for byte operations and Ws+2 for word operations.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported. Should a misaligned read or write be attempted, a trap will then be executed, allowing the system and/or user to examine the machine state prior to execution of the address fault.
FIGURE 5-3: SAMPLE DATA SPACE MEMORY MAP

- SFR Space
  - 0x0000 to 0x07FE
  - 0x17FE to 0x27FF
- X Data RAM (X)
  - 0x0001 to 0x0800
  - 0x1801 to 0x2801
- Y Data RAM (Y)
  - 0x8000 to 0xFFFF
- X Data Unimplemented (X)
  - 0xFFFF to 0xFFFE

Diagram showing the memory map with SFR Space and X, Y Data RAM sections.
5.4 DSP Engine

The DSP engine consists of a high-speed, single-cycle, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/subtractor with two target accumulators, round and saturation logic, all of which enable efficient execution of computationally intensive DSP algorithms. The 17-bit x 17-bit multiplier is also utilized for MCU-based multiply instructions.

The DSP engine also has the capability to perform inherent accumulator-to-accumulator operations, which require no additional data. These instructions are ADD, SUB and NEG. This feature greatly simplifies basic arithmetic operations on 32-bit or 40-bit data.

A block diagram of the DSP engine is shown in Figure 5-4.

5.4.1 17X17-BIT MULTIPLIER

The 17 x 17-bit multiplier is capable of signed or unsigned operation. It can suitably scale its output to support either 1.31 fractional (Q31) or 32-bit integer results, thereby diminishing the need to manually post-process multiplication results for fractional data.

5.4.2 40-BIT ACCUMULATORS

The data accumulators have a 40-bit adder/subtractor with automatic sign-extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled via the barrel shifter prior to accumulation.

The adder/subtractor generates overflow Status bits SA/SB and OA/OB, which are latched and reflected in the STATUS Register and can also optionally generate an Arithmetic Error Trap:

- Overflow from bit 39. This is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39. This is a recoverable overflow. This bit (OA/OB) is set whenever all the guard bits are not identical to each other.

5.4.3 SATURATION AND OVERFLOW

The adder has an additional saturation block that controls accumulator data saturation, if selected. It uses the result of the adder, the overflow Status bits described above, and the user-configured control bits to determine when to saturate and to what value to saturate (a 40-bit or a 32-bit value).

In addition to adder/subtractor saturation, writes to data space can also be saturated, but without affecting the contents of the source accumulator.

The rounding logic performs a conventional (biased) or convergent (unbiased) data rounding function during an accumulator write (store). The Round mode is user-selectable. Rounding generates a 16-bit, 1.15 data value, which is passed to the data space write saturation logic. Data space write saturation ensures that the data in the accumulator is written back accurately even when rounding is performed. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word (lsb) is simply discarded.
FIGURE 5-4: DSP ENGINE BLOCK DIAGRAM

- 40-bit Accumulator A
- 40-bit Accumulator B
- 32-bit Accumulator A
- 32-bit Accumulator B
- Adder
- Saturate
- Negate
- Barrel Shifter
- Sign-Extend
- 17-bit Multiplier/Scaler
- Operand Latches
- Enable
- Zero Backfill
- To/From W Array
- X Data Bus
- Y Data Bus

- 40-bit
- 32-bit
- 16-bit
- 17-bit
- 33-bit
- 32-bit
- 16-bit
6.0 EXCEPTION PROCESSING

The dsPIC30F has four processor exceptions (traps) and up to 45 sources of interrupts, which must be arbitrated based on a priority scheme.

The processor core is responsible for reading the Interrupt Vector Table (IVT) and transferring the address contained in the interrupt vector to the program counter.

The Interrupt Vector Table (IVT) and Alternate Interrupt Vector Table (AIVT) are placed near the beginning of program memory (0x000004) for ease of debugging.

The interrupt controller hardware pre-processes the interrupts before they are presented to the CPU. The interrupts and traps are enabled, prioritized and controlled using centralized Special Function Registers.

Each individual interrupt source has its own vector address and can be individually enabled and prioritized in user software. Each interrupt source also has its own status flag. This independent control and monitoring of the interrupt eliminates the need to poll various status flags to determine the interrupt source.

Table 6-1 contains information about the interrupt vector.

Certain interrupts have specialized control bits for features like edge or level triggered interrupts, interrupt-on-change, etc. Control of these features remains within the Peripheral module, which generates the interrupt.

The special DISI instruction can be used to disable the processing of interrupts of priorities 6 and lower for a certain number of instruction cycles, during which the DISI bit remains set.

<table>
<thead>
<tr>
<th>Vector Number</th>
<th>IVT Address</th>
<th>AIVT Address</th>
<th>Interrupt Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>0x000014</td>
<td>0x000094</td>
<td>INT0 – External Interrupt 0</td>
</tr>
<tr>
<td>9</td>
<td>0x000016</td>
<td>0x000096</td>
<td>IC1 – Input Compare 1</td>
</tr>
<tr>
<td>10</td>
<td>0x000018</td>
<td>0x000098</td>
<td>OC1 – Output Compare 1</td>
</tr>
<tr>
<td>11</td>
<td>0x00001A</td>
<td>0x00009A</td>
<td>T1 – Timer1</td>
</tr>
<tr>
<td>12</td>
<td>0x00001C</td>
<td>0x00009C</td>
<td>IC2 – Input Capture 2</td>
</tr>
<tr>
<td>13</td>
<td>0x00001E</td>
<td>0x00009E</td>
<td>OC2 – Output Compare 2</td>
</tr>
<tr>
<td>14</td>
<td>0x000020</td>
<td>0x0000A0</td>
<td>T2 – Timer2</td>
</tr>
<tr>
<td>15</td>
<td>0x000022</td>
<td>0x0000A2</td>
<td>T3 – Timer3</td>
</tr>
<tr>
<td>16</td>
<td>0x000024</td>
<td>0x0000A4</td>
<td>SPI1</td>
</tr>
<tr>
<td>17</td>
<td>0x000026</td>
<td>0x0000A6</td>
<td>U1RX – UART1 Receiver</td>
</tr>
<tr>
<td>18</td>
<td>0x000028</td>
<td>0x0000A8</td>
<td>U1TX – UART1 Transmitter</td>
</tr>
<tr>
<td>19</td>
<td>0x00002A</td>
<td>0x0000AA</td>
<td>ADC – ADC Convert Done</td>
</tr>
<tr>
<td>20</td>
<td>0x00002C</td>
<td>0x0000AC</td>
<td>NVM – NVM Write Complete</td>
</tr>
<tr>
<td>21</td>
<td>0x00002E</td>
<td>0x0000AE</td>
<td>I2C Slave Operation – Message Detect</td>
</tr>
<tr>
<td>22</td>
<td>0x000030</td>
<td>0x0000B0</td>
<td>I2C Master Operation – Message Event Complete</td>
</tr>
<tr>
<td>23</td>
<td>0x000032</td>
<td>0x0000B2</td>
<td>Change Notice Interrupt</td>
</tr>
<tr>
<td>24</td>
<td>0x000034</td>
<td>0x0000B4</td>
<td>INT1 – External Interrupt 1</td>
</tr>
<tr>
<td>25</td>
<td>0x000036</td>
<td>0x0000B6</td>
<td>IC7 – Input Capture 7</td>
</tr>
<tr>
<td>26</td>
<td>0x000038</td>
<td>0x0000B8</td>
<td>IC8 – Input Capture 8</td>
</tr>
<tr>
<td>27</td>
<td>0x00003A</td>
<td>0x0000BA</td>
<td>OC3 – Output Compare 3</td>
</tr>
<tr>
<td>28</td>
<td>0x00003C</td>
<td>0x0000BC</td>
<td>OC4 – Output Compare 4</td>
</tr>
<tr>
<td>29</td>
<td>0x00003E</td>
<td>0x0000BE</td>
<td>T4 – Timer4</td>
</tr>
<tr>
<td>30</td>
<td>0x000040</td>
<td>0x0000C0</td>
<td>T5 – Timer5</td>
</tr>
<tr>
<td>31</td>
<td>0x000042</td>
<td>0x0000C2</td>
<td>INT2 – External Interrupt 2</td>
</tr>
<tr>
<td>32</td>
<td>0x000044</td>
<td>0x0000C4</td>
<td>U2RX – UART2 Receiver</td>
</tr>
<tr>
<td>33</td>
<td>0x000046</td>
<td>0x0000C6</td>
<td>U2TX – UART2 Transmitter</td>
</tr>
<tr>
<td>34</td>
<td>0x000048</td>
<td>0x0000C8</td>
<td>SPI2</td>
</tr>
<tr>
<td>35</td>
<td>0x00004A</td>
<td>0x0000CA</td>
<td>CAN1</td>
</tr>
</tbody>
</table>
Each interrupt source can be user assigned to one of 8 priority levels, 1 through 7. Levels 7 and 1 represent the highest and lowest maskable priorities, respectively. A priority level of 0 disables the interrupt.

Since more than one interrupt request source may be assigned to a user specified priority level, a means is provided to assign priority within a given level. This method is called “Natural Order Priority.”

The Natural Order Priority of an interrupt is numerically identical to its vector number. The natural order priority scheme has 0 as the highest priority and 53 as the lowest priority.

The ability for the user to assign every interrupt to one of eight priority levels implies that the user can assign a very high overall priority level to an interrupt with a low natural order priority, thereby providing much flexibility in designing applications that use a large number of peripherals.

Interrupts, by default, are nestable. Any ISR that is in progress may be interrupted by another source of interrupt with a higher user assigned priority level. Interrupt nesting may be optionally disabled by setting the NSTDIS control bit (INTCON1<15>). When the NSTDIS control bit is set, all interrupts in progress will force the CPU priority to level 7 by setting IPL<2:0> = 111. This action will effectively mask all other sources of interrupt until a RETFI instruction is executed.

When interrupt nesting is disabled, the user assigned interrupt priority levels will have no effect, except to resolve conflicts between simultaneous pending interrupts.

The IPL<2:0> bits become read-only when interrupt nesting is disabled. This prevents the user software from setting IPL<2:0> to a lower value, which would effectively re-enable interrupt nesting.
6.3 Traps

Traps can be considered as non-maskable, nestable interrupts that adhere to a fixed priority structure. Traps are intended to provide the user a means to correct erroneous operation during debug and when operating within the application. If the user does not intend to take corrective action in the event of a trap error condition, these vectors must be loaded with the address of a software routine that will reset the device. Otherwise, the trap vector is programmed with the address of a service routine that will correct the trap condition.

The dsPIC30F has four implemented sources of non-maskable traps:
- Oscillator Failure Trap
- Address Error Trap
- Stack Error Trap
- Arithmetic Error Trap

Many of these trap conditions can only be detected when they happen. Consequently, the instruction that caused the trap is allowed to complete before exception processing begins. Therefore, the user may have to correct the action of the instruction that caused the trap.

Each trap source has a fixed priority as defined by its position in the IVT. An oscillator failure trap has the highest priority, while an arithmetic error trap has the lowest priority.

Table 6-2 contains information about the trap vector.

6.4 Generating a Software Interrupt

Any available interrupt can be manually generated by user software (even if the corresponding peripheral is disabled), simply by enabling the interrupt and then setting the interrupt flag bit when required.

<table>
<thead>
<tr>
<th>Vector Number</th>
<th>IVT Address</th>
<th>AIVT Address</th>
<th>Trap Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0x000004</td>
<td>0x000084</td>
<td>Reserved</td>
</tr>
<tr>
<td>1</td>
<td>0x000006</td>
<td>0x000086</td>
<td>Oscillator Failure</td>
</tr>
<tr>
<td>2</td>
<td>0x000008</td>
<td>0x000088</td>
<td>Address Error</td>
</tr>
<tr>
<td>3</td>
<td>0x00000A</td>
<td>0x00008A</td>
<td>Stack Error</td>
</tr>
<tr>
<td>4</td>
<td>0x00000C</td>
<td>0x00008C</td>
<td>Arithmetic Error</td>
</tr>
<tr>
<td>5</td>
<td>0x00000E</td>
<td>0x00008E</td>
<td>Reserved</td>
</tr>
<tr>
<td>6</td>
<td>0x000010</td>
<td>0x000090</td>
<td>Reserved</td>
</tr>
<tr>
<td>7</td>
<td>0x000012</td>
<td>0x000092</td>
<td>Reserved</td>
</tr>
</tbody>
</table>
7.0 SYSTEM INTEGRATION

System management services provided by the dsPIC30F device family include:

- Control of clock options and oscillators
- Power-on Reset
- Programmable Brown-out Reset
- Program control of Power-up Timer
- Oscillator start-up timer/stabilizer
- Watchdog Timer with RC oscillator
- Fail-Safe Clock Monitor
- Reset by multiple sources

7.1 Clock Options and Oscillators

There are three primary clock oscillators: XTL, XT and HS. The XTL oscillator is designed for crystals or ceramic resonators in the range of 200 kHz to 4 MHz. The XT oscillator is designed for crystals and ceramic resonators in the range of 4 to 10 MHz. The HS (High-Speed) oscillator is for crystals in the 10 to 25 MHz range. These oscillators use the OSC1 and OSC2 pins.

The secondary (LP) oscillator is designed for low power and uses a 32 kHz crystal or ceramic resonator. The LP oscillator uses the SOSC1 and SOSC2 pins.

The FRC (Fast RC) internal oscillator runs at a nominal 7.37 MHz ±2%. The user software can tune the FRC frequency. The LPRC (Low Power RC) internal oscillator is connected to the Watchdog Timer, and it runs at a nominal 512 kHz. The External RC (ERC) oscillator uses an external resistor and capacitor connected to the OSC1 pin. Frequency of operation is up to 4 MHz.

The OSC1 pin can also be used as an input from an external clock source; this mode is called “EC”.

The dsPIC30F oscillator system provides:

- Various external and internal oscillator options as clock sources
- An on-chip PLL to boost internal operating frequency 4, 8 or 16 times
- In some devices, the FRC oscillator can also be used with the PLL
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection.

A simplified block diagram of the oscillator system is shown in Figure 7-1.

7.2 Power-On Reset

When a supply voltage is applied to the device, a Power-on Reset is generated. A new Power-on Reset event is generated if the supply voltage falls below the device threshold voltage (V_{POR}). An internal POR pulse is generated when the rising supply voltage crosses the POR circuit threshold voltage.

7.3 Programmable Brown-out Reset

The BOR (Brown-out Reset) module is based on an internal voltage reference circuit. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (i.e., missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

The BOR module allows selection of one of the following voltage trip points:

- 2.0V
- 2.7V
- 4.2V
- 4.5V

Note: The BOR voltage trip points indicated here are nominal values provided for design guidance only. Refer to the Electrical Specifications in the specific device data sheet for BOR voltage limit specifications.

A BOR generates a Reset pulse, which resets the device.
7.4 Programmable Power-up Timer (PWRT)

There are two internal timers that offer necessary delays on power-up. One is the Power-up Timer (PWRT), which provides a delay on power-up only. The PWRT keeps the part in Reset while the power supply stabilizes. The other is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. With these two timers on-chip, most applications need no external Reset circuitry.

7.5 Oscillator Start-up Timer/Stabilizer (OST)

A Oscillator Start-up Timer (OST) is included to ensure that a crystal oscillator (or ceramic resonator) has started and stabilized. The OST is a simple 10-bit counter that counts 1024 TOSC cycles before releasing the oscillator clock to the rest of the system. The time-out period is designated as TOST. The TOST time is involved every time the oscillator has to restart (i.e., on Power-On Reset (POR), Brown-Out Reset (BOR) and wake-up from Sleep). The oscillator start-up timer is applied to the LP oscillator, XT, XTL and HS modes (upon wake-up from Sleep, POR and BOR) for the primary oscillator.
7.6 **Watchdog Timer (WDT)**

The primary function of the Watchdog Timer (WDT) is to reset the processor in the event of a software malfunction. The WDT is a free running timer that runs off an on-chip RC oscillator, requiring no external component. The WDT Timer continues to operate even if the main processor clock (e.g., the crystal oscillator) fails.

The Watchdog Timer can be “Enabled” or “Disabled” either through a Configuration bit (FWDTEN) in the Configuration register or through an SFR bit (SWDTEN).

Any device programmer capable of programming dsPIC devices (such as Microchip’s PRO MATE® II programmer) allows programming of this and other Configuration bits to the desired state. If enabled, the WDT increments until it overflows or “times out”. A WDT time-out forces a device Reset (except during Sleep).

7.7 **Fail-Safe Clock Monitor (FSCM)**

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the watchdog timer.

In the event of an oscillator failure, the FSCM generates a Clock Failure Trap event and switches the system clock over to the FRC oscillator. The application program then can either attempt to restart the oscillator, or execute a controlled shutdown. The Trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

7.8 **Reset System**

The Reset system combines all Reset sources and controls the device Master Reset signal.

Device Reset sources include:
- POR: Power-on Reset
- SWR: **RE**SET instruction
- EXTR: MCLR Reset
- WDTR: Watchdog Timer Time-out Reset
- BOR: Brown-out Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Attempted execution of an Illegal Opcode, or Indirect Addressing using an Uninitialized W Register
8.0 DEVICE POWER MANAGEMENT

Power management services provided by the dsPIC30F device include:
- Real-time Clock Source Switching
- Programmable low-voltage detection
- Idle and Sleep modes with fast wake-up

8.1 Real-Time Clock Source Switching

Configuration bits determine the clock source upon Power-on Reset (POR) and Brown-out Reset (BOR). Thereafter, the clock source can be changed between permissible clock sources. The OSCCON register controls the clock switching and reflects system clock related Status bits. To reduce power consumption, the user can switch to a slower clock source.

8.2 Low Voltage Detect (LVD)

The LVD module is used with battery operated applications to detect when the battery voltage (the VDD of the device) drops below a threshold, which is near the end of the battery life for the application. The LVD allows the application to gracefully shut down its operation.

This feature is only available on some devices. Figure 8-1 is a block diagram of the LVD module. A comparator uses an internally generated reference voltage as the set point. When the selected tap output of the device voltage is lower than the reference voltage, the LVD interrupt flag is set. Each node of the resistor divider represents a “trip point” voltage. The voltage is software programmable to any of 16 values, or can be obtained from an external pin (LVDIN).
8.3 Power-Saving Modes

The dsPIC30F devices have two reduced power modes that can be entered through execution of the \texttt{PWRSAV} instruction.

- Sleep mode: The CPU, system clock source and any peripherals that operate on the system clock source are disabled. This is the lowest power mode of the device.
- Idle mode: The CPU is disabled, but the system clock source continues to operate. Peripherals continue to operate, but can optionally be disabled.

These modes provide an effective way to reduce power consumption during periods when the CPU is not in use.

8.3.1 SLEEP MODE

When the device enters Sleep mode:

- System clock source is shut down. If an on-chip oscillator is used, it is turned off.
- Device current consumption is at minimum, provided that no I/O pin is sourcing current.
- Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode because the system clock source is disabled.
- LPRC clock continues to run in Sleep mode if the WDT is enabled.
- Low Voltage Detect circuit, if enabled, remains operative during Sleep mode.
- BOR circuit, if enabled, remains operative during Sleep mode.
- WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some peripherals may continue to operate in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, or peripherals that use an external clock input. Any peripheral that is operating on the system clock source is disabled in Sleep mode.

The processor exits (wakes up) from Sleep on one of these events:

- Any interrupt source that is individually enabled.
- Any form of device Reset.
- A WDT time-out.

8.3.2 IDLE MODE

When the device enters Idle mode:

- CPU stops executing instructions.
- WDT is automatically cleared.
- System clock source remains active.
- Peripheral modules, by default, continue to operate normally from the system clock source.
- Peripherals, optionally, can be shut down in Idle mode using their ‘stop-in-idle’ control bit.
- If the WDT or FSCM is enabled, the LPRC also remains active.

The processor wakes from Idle on these events:

- Any interrupt that is individually enabled.
- Any source of device Reset.
- A WDT Time-out.

Upon wake up from Idle, the clock is re-applied to the CPU and instruction execution begins immediately starting with the instruction following the \texttt{PWRSAV} instruction, or the first instruction in the Interrupt Service Routine (ISR).
9.0 dsPIC30F PERIPHERALS

The Digital Signal Controller (DSC) family of 16-bit MCU devices provides the integrated functionality of many peripherals. Specific peripheral functions include:

- Analog-to-Digital Converters:
  - 10-bit high-speed A/D Converter
  - 12-bit high-resolution A/D Converter
- General Purpose 16-bit timers
- Motor Control PWM module
- Quadrature Encoder module
- Input Capture module
- Output Compare/PWM module
- Data Converter Interface
- Serial Peripheral Interface (SPI™) module
- UART module
- I²C™ module
- Controller Area Network (CAN) module
- I/O pins

9.1 Analog-to-Digital Converters

The Analog-to-Digital (A/D) Converters provide up to 16 analog inputs with both single-ended and differential inputs. These modules offer on-board sample and hold circuitry.

To minimize control loop errors due to finite update times (conversion plus computations), a high-speed low-latency ADC is required.

In addition, several hardware features have been included in the peripheral interface to improve real-time performance in a typical DSP-based application.

- Result alignment options
- Automated sampling
- Automated channel scanning
- Dual Port data buffer
- External conversion start control

There are two versions of A/D converters available for the dsPIC30F family of devices:

- 10-bit high-speed A/D module
- 12-bit high-resolution A/D module

9.1.1 10-BIT HIGH-SPEED A/D MODULE

- 10-bit resolution
- Unipolar differential sample/hold amplifiers
- Up to 16 input channels
- Selectable reference inputs:
  - External VREF+ and VREF- pins available
  - ±1 LSB max. Differential Non-Linearity (DNL) (5V ±10%)
  - ±1 LSB max. Integral Non-Linearity (INL) (5V ±10%)
- Four on-chip sample and hold amplifiers:
  - Enables simultaneous sampling of 2 or 4 analog inputs
- Automated channel scanning
- Single supply operation: 2.7-5.5V
- 1 Msps sampling rate at 5V
- Ability to convert during CPU Sleep and Idle modes
- Conversion start can be manual or synchronized with 1 of 4 trigger sources (Automatic, Timer3, External Interrupt, PWM period match)
- 16-word deep memory-mapped result buffer:
  - Lower and upper half of buffer can be filled on alternate conversions

9.1.2 12-BIT HIGH RESOLUTION A/D MODULE

- 12-bit resolution
- Unipolar differential sample/hold amplifiers
- Up to 16 input channels:
  - External VREF+ and VREF- pins available
- Selectable reference inputs
  - ±1 LSB max. DNL (5V ±10%)
  - ±1 LSB max. INL (5V ±10%)
- One on-chip sample and hold amplifier
- Automated channel scanning
- Single supply operation: 2.7-5.5V
- 200 ksps sampling rate at 5V
- Ability to convert during CPU Sleep and Idle modes
- Conversion start can be manual or synchronized with 1 of 3 trigger sources (Automatic, Timer3, External Interrupt)
- 16-word deep memory-mapped result buffer:
  - Lower and upper half of buffer can be filled on alternate conversions
9.2 General Purpose Timer Modules

The General Purpose (GP) Timer modules provide the time base elements for Input Capture and Output Compare/PWM. They can be configured for real-time clock operation as well as various timer/counter modes. The timer modes count pulses of the internal time base, whereas counter modes count external pulses that appear on the Timer Clock pin.

The dsPIC30F device supports up to five 16-bit timers (Timer1 through Timer5). Four of the 16-bit timers can be configured as two 32-bit timers (Timer2/3 and 4/5). Each timer has several selectable operating modes.

9.2.1 TIMER1

The Timer1 module (Figure 9-1) is a 16-bit timer that can serve as the time counter for an asynchronous real-time clock, or operate as a free-running interval timer/counter. The 16-bit timer has the following modes:

- 16-bit Timer
- 16-bit Synchronous Counter
- 16-bit Asynchronous Counter

Further, the following operational characteristics are supported:

- Timer gated by external pulse
- Selectable prescaler settings
- Timer operation during CPU Idle and Sleep modes
- Interrupt on 16-bit Period register match or falling edge of external gate signal

Timer1, when operating in Real-Time Clock (RTC) mode, provides time of day and event time-stamping capabilities. Key operational features of the RTC are:

- Operation from 32 kHz LP oscillator
- 8-bit prescaler
- Low power
- Real-Time Clock interrupts

![Figure 9-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM](image_url)
9.2.2  TIMER 2/3
The Timer2/3 module is a 32-bit timer (which can be configured as two 16-bit timers) with selectable operating modes. These timers are used by other peripheral modules, such as:

\- Input Capture
\- Output Compare/Simple PWM

Timer2/3 has the following modes:

\- Two independent 16-bit timers (Timer2 and Timer3) with Timer and Synchronous Counter modes
\- Single 32-bit timer operation
\- Single 32-bit synchronous counter

Further, the following operational characteristics are supported:

\- ADC conversion start trigger
\- 32-bit Timer gated by external pulse
\- Selectable prescaler settings
\- Timer counter operation during Idle and Sleep modes
\- Interrupt on a 32-bit period register match

9.2.3  TIMER 4/5
The Timer4/5 module is similar in operation to the Timer2/3 module. Differences include:

\- The Timer4/5 module does not support the ADC event trigger feature
\- Timer 4/5 can not be used by other peripheral modules, such as Input Capture and Output Compare

9.3  Motor Control PWM Module
The Motor Control PWM (MCPWM) module simplifies the task of generating multiple, synchronized pulse width modulated outputs. In particular, the following power and motion control applications are supported:

\- Three-Phase AC Induction Motor
\- Switched Reluctance (SR) Motor
\- Brushless DC (BLDC) Motor
\- Uninterrupted Power Supply (UPS)

The PWM module has the following features:

\- Dedicated time base supports $T_{CY}/2$ PWM edge resolution
\- Two output pins (pair) for each PWM generator
\- Complementary or independent operation for each output pin pair
\- Hardware dead-time generators for Complementary mode
\- Output pin polarity defined by nonvolatile device Configuration bits
\- Multiple output modes:
  \- Edge-Aligned mode
  \- Center-Aligned mode
  \- Center-Aligned mode with double updates
  \- Single Event mode
\- Manual override register for PWM output pins
\- Hardware Fault input pins with programmable function
\- Trigger for synchronizing A/D samples and conversions to PWM timing
\- Each output pin associated with the PWM can be individually enabled

9.3.1  MCPWM MODULE VARIANTS
There are two versions of the MCPWM module depending on the dsPIC30F device that is selected. There is an 8-output module that is typically found on devices that have 64 or more pins. A 6-output MCPWM module is also available and is typically found on smaller devices that have fewer than 64 pins.

The 6-output MCPWM module is useful for single or 3-phase power application, while the 8 MCPWM can support 4-phase motor applications. The 8-output MCPWM (Figure 9-2) also provides increased flexibility in an application because it supports two fault pins and two programmable dead times.
FIGURE 9-2: 8-OUTPUT PWM MODULE BLOCK DIAGRAM

Note: Details of PWM Generator #1, #2 and #3 not shown for clarity.
9.3.2 PWM TIME BASE

The PWM time base is provided by a 15-bit timer with a prescaler and postscaler. The PWM time base can be configured for four different modes of operation:

- Free Running mode
- Single-Shot mode
- Continuous Up/Down Count mode
- Continuous Up/Down Count mode with interrupts for double-updates

The Up/Down Counting modes support center aligned PWM generation. The Single-Shot mode allows the PWM module to support pulse control of certain Electronically Commutated Motors (ECMs).

Table 9-1 lists the frequencies and resolutions that can be attained as a function of the dsPIC30F device instruction cycle frequency.

**TABLE 9-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS, 1:1 PRESCALER**

<table>
<thead>
<tr>
<th>Tcy (Fcy)</th>
<th>PTPER Value</th>
<th>PWM Resolution</th>
<th>PWM Frequency*</th>
</tr>
</thead>
<tbody>
<tr>
<td>33 ns (30 MHz)</td>
<td>0x7FFF</td>
<td>16 bits</td>
<td>915 Hz</td>
</tr>
<tr>
<td>33 ns (30 MHz)</td>
<td>0x03FF</td>
<td>11 bits</td>
<td>29.3 KHz</td>
</tr>
<tr>
<td>50 ns (20 MHz)</td>
<td>0x7FFF</td>
<td>16 bits</td>
<td>610 Hz</td>
</tr>
<tr>
<td>50 ns (20 MHz)</td>
<td>0x01FF</td>
<td>10 bits</td>
<td>39.1 KHz</td>
</tr>
<tr>
<td>100 ns (10 MHz)</td>
<td>0x7FFF</td>
<td>16 bits</td>
<td>305 Hz</td>
</tr>
<tr>
<td>100 ns (10 MHz)</td>
<td>0x00FF</td>
<td>9 bits</td>
<td>39.1 KHz</td>
</tr>
<tr>
<td>200 ns (5 MHz)</td>
<td>0x7FFF</td>
<td>16 bits</td>
<td>153 Hz</td>
</tr>
<tr>
<td>200 ns (5 MHz)</td>
<td>0x007F</td>
<td>8 bits</td>
<td>39.1 KHz</td>
</tr>
</tbody>
</table>

* PWM frequencies will be 1/2 the value indicated for center aligned operation.

9.4 QEI Module

Quadrature encoders (also referred to as Incremental encoders or Optical encoders) are used in position and speed detection of rotating motion systems. Quadrature encoders enable closed loop control of many motor control applications, such as Switched Reluctance (SR) motor and AC Induction Motor (ACIM).

Typically, three outputs, termed: Phase A, Phase B and INDEX, provide information that can be decoded to provide information on the movement of the motor shaft including distance and direction.

A Quadrature Decoder captures the phase signals and index pulse and converts the information into a numeric count of the position pulses. Generally, the count will increment when the shaft is rotating one direction and decrement when the shaft is rotating in the other direction.

The QEI module (Figure 9-3) includes:

- Three input pins for two-phase signals and index pulse
- Programmable digital noise filters on inputs
- Quadrature decoder providing counter pulses and count direction
- 16-bit up/down position counter
- Count direction status
- X2 and X4 count resolution
- Two modes of position counter reset
- General Purpose16-bit Timer/Counter mode
- Interrupts generated by QEI or counter events
FIGURE 9-3: QUADRATURE ENCODER INTERFACE BLOCK DIAGRAM
9.5 Input Capture Module

The Input Capture module is useful in applications requiring Frequency (Period) and Pulse measurement. The dsPIC30F devices support up to eight input capture channels.

The Input Capture module captures the 16-bit value of the selected time base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

1. Simple Capture Event modes:
   - Capture timer value on every falling edge of input at ICx pin
   - Capture timer value on every rising edge of input at ICx pin
2. Capture timer value on every edge (rising and falling)
3. Prescaler Capture Event modes:
   - Capture timer value on every 4th rising edge of input at ICx pin
   - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or an external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- 4-word FIFO buffer for capture values:
  - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled

Input capture can also be used to provide additional sources of external interrupts.

9.6 Output Compare/PWM Module

The Output Compare module features are quite useful in applications that require controlled timing pulses or PWM modulated pulse streams.

The Output Compare module has the ability to compare the value of a selected time base with the value of one or two compare registers (depending on the Operation mode selected). Furthermore, it has the ability to generate a single output pulse, or a repetitive sequence of output pulses, on a compare match event. Like most dsPIC30F peripherals, it also has the ability to generate interrupts-on-compare match events.

The dsPIC30F device may have up to eight output compare channels, designated OC1 through OC8. Refer to the specific device data sheet for the number of channels available in a particular device. All output compare channels are functionally identical.

Each output compare channel can use one of two selectable time bases. The time base is selected using the OCTSEL bit (OCxCON<3>). An ‘x’ in the pin, register or bit name denotes the specific output compare channel. Refer to the device data sheet for the specific timers that can be used with each output compare channel number.

Each Output Compare module has the following modes of operation:

- Single Compare Match mode
- Dual Compare Match mode generating:
  - Single Output Pulse
  - Continuous Output Pulses
- Simple Pulse Width Modulation mode:
  - With Fault Protection Input
  - Without Fault Protection Input

9.7 Data Converter Interface Module

The dsPIC30F Data Converter Interface (DCI) module allows simple interfacing to devices such as audio coder/decoders (codecs), A/D converters and D/A converters.

The following interfaces are supported:

- Framed Synchronous Serial Transfer (Single or Multi-Channel)
- Inter-IC Sound (I2S) Interface
- AC-Link (AC’97) Compliant mode

Many codecs intended for use in audio applications support sampling rates between 8 kHz and 48 kHz and use one of the interface protocols listed above. The DCI automatically handles the interface timing associated with these codecs. No overhead from the CPU is required until the requested amount of data has been transmitted and/or received by the DCI. Up to four data words can be transferred between CPU interrupts.

The data word length for the DCI is programmable up to 16 bits to match the data size of the dsPIC30F CPU. However, many codecs have data word sizes greater than 16 bits. Long data word lengths can be supported by the DCI. The DCI is configured to transmit/receive the long word in multiple 16-bit time slots. This operation is transparent to the user, and the long data word is stored in consecutive register locations.

Figure 9-4 is a block diagram of the DCI Module. The DCI can support up to 16 time slots in a data frame, for a maximum frame size of 256 bits. There are control bits for each time slot in the data frame that determine whether the DCI will transmit/receive during the time slot.
9.8 SPI™ Module

The Serial Peripheral Interface (SPI) module is a synchronous serial interface for communicating with other peripheral or microcontroller devices such as Serial EEPROMs, shift registers, display drivers, A/D converters, etc. It is compatible with Motorola’s SPI™ and SIOP interfaces.

This SPI module includes all SPI modes. A Frame Synchronization mode is also included for support of voice band codecs.

Four pins make up the serial interface: SDI, serial data input; SDO, serial data output; SCK, shift clock input or output; SS, active low slave select, which also serves as the FSYNC, frame synchronization pulse. A device set up as an SPI Master provides the serial communication clock signal on its SCK pin.

A series of 8 or 16 clock pulses (depending on mode) shift out the 8 or 16 bits (depending on whether a byte or word is being transferred) and simultaneously shift in 8 or 16 bits of data from the SDI pin. An interrupt is generated when the transfer is complete.

Transmits and receives are double-buffered, which allows the buffer to be used while the shift register is still shifting data in or out. Slave Select synchronization allows selective enabling of SPI Slave devices, which is particularly useful when a single Master is connected to multiple slaves.
9.9 UART Module

The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, RS-232, and RS-485 interfaces. The dsPIC30F devices have one or more UARTs.

The key features of the UART module are:
- Full-duplex operation with 8- or 9-bit data
- Even, Odd or No Parity options (for 8-bit data)
- One or two Stop bits
- Fully integrated Baud Rate Generator with 16-bit prescaler
- Baud rates range from up to 2.5 Mbps and down to 38 Hz at 30 MIPs
- 4-character deep transmit data buffer
- 4-character deep receive data buffer
- Parity, Framing and Buffer Overrun error detection
- 16x Baud Clock output for IrDA® support
- Support for interrupt on Address Detect (9th bit = 1)
- Separate Transmit and Receive interrupts:
  - On transmission of 1 or 4 characters
  - On reception of 1, 3 and 4 characters
- Loopback mode for diagnostics
- Alternate TX/RX pins on smaller pin count devices, for efficient pin utilization.

9.10 I²C™ Module

The I²C module is a synchronous serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc.

The Inter-Integrated Circuit (I²C) module offers full hardware support for both Slave and Multi-Master operations.

The key features of the I²C module are:
- I²C Slave operation supports 7- and 10-bit address.
- I²C Master operation supports 7- and 10-bit address.
- I²C port allows bidirectional transfers between master and slaves.
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (serial clock stretching).
- I²C supports Multi-Master operation. Detects bus collision and will arbitrate accordingly.
- Slew Rate Control for 100 kHz and 400 kHz bus speeds.

In I²C mode, pin SCL is clock and pin SDA is data. The module will override the data direction bits for these pins.

9.11 Controller Area Network (CAN) Module

The Controller Area Network (CAN) module is a serial interface useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module supports CAN 1.2, CAN 2.0A, CAN2.0B Passive and CAN 2.0B Active versions of the protocol. Details of these protocols can be found in the BOSCH CAN specification.

The CAN module features:
- Implementation of the CAN protocol CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- Data lengths of 0-8 bytes
- Programmable bit rate up to 1 Mbit/sec
- Support for remote frames
- Double buffered receiver with two prioritized received message storage buffers (each buffer may contain up to 8 bytes of data)
- Six full (standard/extended identifier) acceptance filters, two associated with the high priority receive buffer, and four associated with the low priority receive buffer
- Two full acceptance filter masks, one each associated with the high and low priority receive buffers
- Three transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Programmable wake-up functionality with integrated low pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to Timer module for time-stamping and network synchronization
- Low-power Sleep and Idle mode

The CAN Bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.
9.12 I/O Pins

Some pins for the I/O pin functions are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

All I/O port pins have three registers directly associated with the operation of the port pin. The Data Direction register determines whether the pin is an input or an output. The Port Data Latch register provides latched output data for the I/O pins. The Port register provides visibility of the logic state of the I/O pins. Reading the Port register provides the I/O pin logic state, while writes to the Port register write the data to the port Data Latch register.

I/O port pins have latch bits (Port Latch register). This register, when read, yields the contents of the I/O latch, and when written, modifies the contents of the I/O latch, thus modifying the value driven out on a pin if the corresponding Data Direction register bit is configured for output. This can be used in read-modify-write instructions that allow the user to modify the contents of the latch register, regardless of the status of the corresponding pins.

The I/O pins have the following features:
- Schmitt Trigger input
- CMOS output drivers
- Weak internal pull-up

The Input Change Notification module gives dsPIC30F devices the ability to generate interrupt requests to the processor in response to a change of state on selected input pins. This module is capable of detecting input changes of state even in Sleep mode, when the clocks are disabled. There are up to 24 external signals (CN0 through CN23) that can be selected (enabled) for generating an interrupt request on a change of state. Each of the CN pins also has an optional weak pull-up feature.
10.0 dsPIC30F INSTRUCTION SET

10.1 Introduction

The dsPIC30F instruction set provides a broad suite of instructions, which supports traditional microcontroller applications, and a class of instructions, which supports math intensive applications. Since almost all of the functionality of the PICmicro instruction set has been maintained, this hybrid instruction set allows a friendly DSP migration path for users already familiar with the PICmicro® microcontroller.

10.2 Instruction Set Overview

The dsPIC30F instruction set contains 84 instructions, which can be grouped into the ten functional categories shown in Table 10-1. Table 10-2 defines the symbols used in the instruction summary tables, Table 10-3 through Table 10-12. These tables define the syntax, description, storage and execution requirements for each instruction. Storage requirements are represented in 24-bit instruction words, and execution requirements are represented in instruction cycles. Most instructions have several different addressing modes and execution flows, which require different instruction variants. For instance, there are six unique ADD instructions and each instruction variant has its own instruction encoding.

**TABLE 10-1: dsPIC30F INSTRUCTION GROUPS**

<table>
<thead>
<tr>
<th>Functional Group</th>
<th>Summary Table</th>
</tr>
</thead>
<tbody>
<tr>
<td>Move Instructions</td>
<td>Table 10-3</td>
</tr>
<tr>
<td>Math Instructions</td>
<td>Table 10-4</td>
</tr>
<tr>
<td>Logic Instructions</td>
<td>Table 10-5</td>
</tr>
<tr>
<td>Rotate/Shift Instructions</td>
<td>Table 10-6</td>
</tr>
<tr>
<td>Bit Instructions</td>
<td>Table 10-7</td>
</tr>
<tr>
<td>Compare/Skip Instructions</td>
<td>Table 10-8</td>
</tr>
<tr>
<td>Program Flow Instructions</td>
<td>Table 10-9</td>
</tr>
<tr>
<td>Shadow/Stack Instructions</td>
<td>Table 10-10</td>
</tr>
<tr>
<td>Control Instructions</td>
<td>Table 10-11</td>
</tr>
<tr>
<td>DSP Instructions</td>
<td>Table 10-12</td>
</tr>
</tbody>
</table>

10.2.1 MULTI-CYCLE INSTRUCTIONS

As the instruction summary tables show, most instructions execute in a single cycle, with the following exceptions:

- Instructions `DO, MOV.D, POP.D, PUSH.D, TBLRDH, TBLRDL, TBLWTH` and `TBLWTL` require 2 cycles to execute.
- Instructions `DIVF, DIV.S, DIV.U` are single-cycle instructions, which should be executed 18 consecutive times as the target `REPEAT` instruction.
- Instructions that change the program counter also require 2 cycles to execute, with the extra cycle executed as a `NOP`. `SKIP` instructions, which skip over a 2-word instruction, require 3 instruction cycles to execute, with 2 cycles executed as a `NOP`.
- The `RETFIE, RETLW` and `RETURN` are a special case of an instruction that changes the program counter. These execute in 3 cycles, unless an exception is pending, and then they execute in 2 cycles.

**Note:** Instructions that access program memory as data, using Program Space Visibility, incur some cycle count overhead. See the `dsPIC30F Family Reference Manual` (DS70046) for details.

10.2.2 MULTI-WORD INSTRUCTIONS

As the instruction summary tables show, almost all instructions consume one instruction word (24 bits), with the exception of the `CALL, DO` and `GOTO` instructions, which are flow instructions listed in Table 10-9. These instructions require two words of memory because their opcodes embed large literal operands.
**TABLE 10-2: SYMBOLS USED IN SUMMARY TABLES**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>#</td>
<td>Literal operand designation</td>
</tr>
<tr>
<td>Acc</td>
<td>Accumulator A or Accumulator B</td>
</tr>
<tr>
<td>AWB</td>
<td>Accumulator Write Back</td>
</tr>
<tr>
<td>bit4</td>
<td>4-bit wide bit position (0:15)</td>
</tr>
<tr>
<td>Expr</td>
<td>Absolute address, label or expression (resolved by the linker)</td>
</tr>
<tr>
<td>f</td>
<td>File register address</td>
</tr>
<tr>
<td>lit1</td>
<td>1-bit literal (0:1)</td>
</tr>
<tr>
<td>lit4</td>
<td>4-bit literal (0:15)</td>
</tr>
<tr>
<td>lit5</td>
<td>5-bit literal (0:31)</td>
</tr>
<tr>
<td>lit8</td>
<td>8-bit literal (0:255)</td>
</tr>
<tr>
<td>lit10</td>
<td>10-bit literal (0:255 for Byte mode, 0:1023 for Word mode)</td>
</tr>
<tr>
<td>lit14</td>
<td>14-bit literal (0:16383)</td>
</tr>
<tr>
<td>lit16</td>
<td>16-bit literal (0:65535)</td>
</tr>
<tr>
<td>lit23</td>
<td>23-bit literal (0:8388607)</td>
</tr>
<tr>
<td>Slit4</td>
<td>Signed 4-bit literal (-8:7)</td>
</tr>
<tr>
<td>Slit6</td>
<td>Signed 6-bit literal (-16:16)</td>
</tr>
<tr>
<td>Slit10</td>
<td>Signed 10-bit literal (-512:511)</td>
</tr>
<tr>
<td>Slit16</td>
<td>Signed 16-bit literal (-32768:32767)</td>
</tr>
<tr>
<td>TOS</td>
<td>Top-of-Stack</td>
</tr>
<tr>
<td>Wb</td>
<td>Base working register</td>
</tr>
<tr>
<td>Wd</td>
<td>Destination working register (direct and indirect addressing)</td>
</tr>
<tr>
<td>Wm, Wn</td>
<td>Working register divide pair (dividend, divisor)</td>
</tr>
<tr>
<td>Wm*Wm</td>
<td>Working register multiplier pair (same source register)</td>
</tr>
<tr>
<td>Wm*Wn</td>
<td>Working register multiplier pair (different source registers)</td>
</tr>
<tr>
<td>Wn</td>
<td>Both source and destination working register (direct addressing)</td>
</tr>
<tr>
<td>Wnd</td>
<td>Destination working register (direct addressing)</td>
</tr>
<tr>
<td>Wns</td>
<td>Source working register (direct addressing)</td>
</tr>
<tr>
<td>WREG</td>
<td>Default working register</td>
</tr>
<tr>
<td>Ws</td>
<td>Source working register (direct and indirect addressing)</td>
</tr>
<tr>
<td>Wx</td>
<td>Source Addressing mode and working register for X data bus pre-fetch</td>
</tr>
<tr>
<td>Wxd</td>
<td>Destination working register for X data bus pre-fetch</td>
</tr>
<tr>
<td>Wy</td>
<td>Source Addressing mode and working register for Y data bus pre-fetch</td>
</tr>
<tr>
<td>Wyd</td>
<td>Destination working register for Y data bus pre-fetch</td>
</tr>
</tbody>
</table>
### TABLE 10-3: MOVE INSTRUCTIONS

<table>
<thead>
<tr>
<th>Assembly</th>
<th>Syntax</th>
<th>Description</th>
<th>Words</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXCH</td>
<td>Wns,Wnd</td>
<td>Swap Wns and Wnd</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV</td>
<td>f {,WREG}</td>
<td>Move f to destination</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV</td>
<td>WREG,f</td>
<td>Move WREG to f</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV</td>
<td>f,Wnd</td>
<td>Move f to Wnd</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV</td>
<td>Wns,f</td>
<td>Move Wns to f</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV.b</td>
<td>#lit8,Wnd</td>
<td>Move 8-bit literal to Wnd</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV</td>
<td>#lit16,Wnd</td>
<td>Move 16-bit literal to Wnd</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV</td>
<td>[Ws+Slit10],Wnd</td>
<td>Move [Ws + signed 10-bit offset] to Wnd</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV</td>
<td>Wns,[Wd+Slit10]</td>
<td>Move Wns to [Wd + signed 10-bit offset]</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV</td>
<td>Ws,Wd</td>
<td>Move Ws to Wd</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV.D</td>
<td>Ws,Wd</td>
<td>Move double Ws to Wnd::Wnd + 1</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>MOV.D</td>
<td>Wns,Wd</td>
<td>Move double Wns::Wns + 1 to Wd</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>SWAP</td>
<td>Wn</td>
<td>Wn = byte or nibble swap Wn</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>TBLRDH</td>
<td>Ws,Wd</td>
<td>Read high program word to Wd</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>TBLRDL</td>
<td>Ws,Wd</td>
<td>Read low program word to Wd</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>TBLWTH</td>
<td>Ws,Wd</td>
<td>Write Ws to high program word</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>TBLWTL</td>
<td>Ws,Wd</td>
<td>Write Ws to low program word</td>
<td>1</td>
<td>2</td>
</tr>
</tbody>
</table>

**Note:** When the optional `{,WREG}` operand is specified, the destination of the instruction is WREG. When `{,WREG}` is not specified, the destination of the instruction is the file register f.

**Note:** Table 10-3 through Table 10-12 present the base instruction syntax for the dsPIC30F. These instructions do not include all the available addressing modes. For example, some instructions show the Byte Addressing mode and others do not. Please refer to the *dsPIC30F Programmer’s Reference Manual* (DS70030) for details on each instruction.
### TABLE 10-4: MATH INSTRUCTIONS

<table>
<thead>
<tr>
<th>Assembly</th>
<th>Syntax</th>
<th>Description</th>
<th>Words</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>f {,WREG}</td>
<td>Destination = f + WREG</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADD</td>
<td>#lit10,Wn</td>
<td>Wn = lit10 + Wn</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADD</td>
<td>Wb,#lit5,Wd</td>
<td>Wd = Wb + lit5</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADD</td>
<td>Wb,Ws,Wd</td>
<td>Wd = Wb + Ws</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADDC</td>
<td>f {,WREG}</td>
<td>Destination = f + WREG + (C)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADDC</td>
<td>#lit10,Wn</td>
<td>Wn = lit10 + Wn + (C)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADDC</td>
<td>Wb,#lit5,Wd</td>
<td>Wd = Wb + lit5 + (C)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADDC</td>
<td>Wb,Ws,Wd</td>
<td>Wd = Wb + Ws + (C)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DAW.B</td>
<td>Wn</td>
<td>Wn = decimal adjust Wn</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DEC</td>
<td>f {,WREG}</td>
<td>Destination = f – 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DEC</td>
<td>Ws,Wd</td>
<td>Wd = Ws – 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DEC2</td>
<td>f {,WREG}</td>
<td>Destination = f – 2</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DEC2</td>
<td>Ws,Wd</td>
<td>Wd = Ws – 2</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DIV.S</td>
<td>Wm,Wn</td>
<td>Signed 16/16-bit integer divide*</td>
<td>11</td>
<td>8</td>
</tr>
<tr>
<td>DIV.SD</td>
<td>Wm,Wn</td>
<td>Signed 32/16-bit integer divide*</td>
<td>11</td>
<td>8</td>
</tr>
<tr>
<td>DIV.U</td>
<td>Wm,Wn</td>
<td>Unsigned 16/16-bit integer divide*</td>
<td>11</td>
<td>8</td>
</tr>
<tr>
<td>DIV.UD</td>
<td>Wm,Wn</td>
<td>Unsigned 32/16-bit integer divide*</td>
<td>11</td>
<td>8</td>
</tr>
<tr>
<td>DIVF</td>
<td>Wm,Wn</td>
<td>Signed 16/16-bit fractional divide*</td>
<td>11</td>
<td>8</td>
</tr>
<tr>
<td>INC</td>
<td>f {,WREG}</td>
<td>Destination = f + 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>INC</td>
<td>Ws,Wd</td>
<td>Wd = Ws + 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>INC2</td>
<td>f {,WREG}</td>
<td>Destination = f + 2</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>INC2</td>
<td>Ws,Wd</td>
<td>Wd = Ws + 2</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MUL</td>
<td>f</td>
<td>W3:W2 = f * WREG</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MUL.SS</td>
<td>Wb,Ws,Wnd</td>
<td>(Wnd+1,Wnd) = sign(Wb) * sign(Ws)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MUL.SU</td>
<td>Wb,#lit5,Wnd</td>
<td>(Wnd+1,Wnd) = sign(Wb) * unsign(lit5)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MUL.SU</td>
<td>Wb,Ws,Wnd</td>
<td>(Wnd+1,Wnd) = sign(Wb) * unsign(Ws)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MUL.US</td>
<td>Wb,Ws,Wnd</td>
<td>(Wnd+1,Wnd) = unsign(Wb) * sign(Ws)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MUL.UU</td>
<td>Wb,#lit5,Wnd</td>
<td>(Wnd+1,Wnd) = unsign(Wb) * unsign(lit5)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MUL.UU</td>
<td>Wb,Ws,Wnd</td>
<td>(Wnd+1,Wnd) = unsign(Wb) * unsign(Ws)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SE</td>
<td>Ws,Wnd</td>
<td>Wnd = sign-extended Ws</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SUB</td>
<td>f {,WREG}</td>
<td>Destination = f – WREG</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SUB</td>
<td>#lit10, Wn</td>
<td>Wn = Wn – lit10</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SUB</td>
<td>Wb,#lit5,Wd</td>
<td>Wd = Wb – lit5</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SUB</td>
<td>Wb,Ws,Wd</td>
<td>Wd = Wb – Ws</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SUBB</td>
<td>f {,WREG}</td>
<td>Destination = f – WREG – (C)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SUBB</td>
<td>#lit10, Wn</td>
<td>Wn = Wn – lit10 – (C)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SUBB</td>
<td>Wb,#lit5,Wd</td>
<td>Wd = Wb – lit5 – (C)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SUBB</td>
<td>Wb,Ws,Wd</td>
<td>Wd = Wb – Ws – (C)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SUBBR</td>
<td>f {,WREG}</td>
<td>Destination = WREG – f – (C)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SUBBR</td>
<td>Wb,#lit5,Wd</td>
<td>Wd = lit5 – Wb – (C)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SUBBR</td>
<td>Wb,Ws,Wd</td>
<td>Wd = Ws – Wb – (C)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SUBR</td>
<td>f {,WREG}</td>
<td>Destination = WREG – f</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SUBR</td>
<td>Wb,#lit5,Wd</td>
<td>Wd = lit5 – Wb</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SUBR</td>
<td>Wb,Ws,Wd</td>
<td>Wd = Ws – Wb</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ZE</td>
<td>Ws,Wnd</td>
<td>Wnd = zero-extended Ws</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

* Divide instructions are interruptible on a cycle-by-cycle basis. Also, divide instructions must be accompanied by a REPEAT instruction, which adds 1 extra cycle.
TABLE 10-5: LOGIC INSTRUCTIONS

<table>
<thead>
<tr>
<th>Assembly</th>
<th>Syntax</th>
<th>Description</th>
<th>Words</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>AND</td>
<td>f {,WREG}</td>
<td>Destination = f .AND. WREG</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AND</td>
<td>#lit10,Wn</td>
<td>Wn = lit10 .AND. Wn</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AND</td>
<td>Wb,#lit5,Wd</td>
<td>Wd = Wb .AND. lit5</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>AND</td>
<td>Wb,Wa,Wd</td>
<td>Wd = Wb .AND. Ws</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CLR</td>
<td>f</td>
<td>f = 0x0000</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CLR</td>
<td>WREG</td>
<td>WREG = 0x0000</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CLR</td>
<td>Wd</td>
<td>Wd = 0x0000</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>COM</td>
<td>f {,WREG}</td>
<td>Destination = \overline{f}</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>COM</td>
<td>Wa,Wd</td>
<td>Wd = \overline{W}</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>IOR</td>
<td>f {,WREG}</td>
<td>Destination = f .IOR. WREG</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>IOR</td>
<td>#lit10,Wn</td>
<td>Wn = lit10 .IOR. Wn</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>IOR</td>
<td>Wb,#lit5,Wd</td>
<td>Wd = Wb .IOR. lit5</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>IOR</td>
<td>Wb,Wa,Wd</td>
<td>Wd = Wb .IOR. Ws</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>NEG</td>
<td>f {,WREG}</td>
<td>Destination = \overline{f} + 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>NEG</td>
<td>Wa,Wd</td>
<td>Wd = \overline{W} + 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SETM</td>
<td>f</td>
<td>f = 0xFFFF</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SETM</td>
<td>WREG</td>
<td>WREG = 0xFFFF</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SETM</td>
<td>Wd</td>
<td>Wd = 0xFFFF</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XOR</td>
<td>f {,WREG}</td>
<td>Destination = f .XOR. WREG</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XOR</td>
<td>#lit10,Wn</td>
<td>Wn = lit10 .XOR. Wn</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XOR</td>
<td>Wb,#lit5,Wd</td>
<td>Wd = Wb .XOR. lit5</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XOR</td>
<td>Wb,Wa,Wd</td>
<td>Wd = Wb .XOR. Ws</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Note: When the optional {,WREG} operand is specified, the destination of the instruction is WREG. When {,WREG} is not specified, the destination of the instruction is the file register f.
### TABLE 10-6: ROTATE/SHIFT INSTRUCTIONS

<table>
<thead>
<tr>
<th>Assembly</th>
<th>Syntax</th>
<th>Description</th>
<th>Words</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASR</td>
<td>f {,WREG}</td>
<td>Destination = arithmetic right shift f</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ASR</td>
<td>Ws,Wd</td>
<td>Wd = arithmetic right shift Ws</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ASR</td>
<td>Wb,#lit4,Wnd</td>
<td>Wnd = arithmetic right shift Wb by lit4</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ASR</td>
<td>Wb,Wns,Wnd</td>
<td>Wnd = arithmetic right shift Wb by Wns</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>LSR</td>
<td>f {,WREG}</td>
<td>Destination = logical right shift f</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>LSR</td>
<td>Ws,Wd</td>
<td>Wd = logical right shift Ws</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>LSR</td>
<td>Wb,#lit4,Wnd</td>
<td>Wnd = logical right shift Wb by lit4</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>LSR</td>
<td>Wb,Wns,Wnd</td>
<td>Wnd = logical right shift Wb by Wns</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RLC</td>
<td>f {,WREG}</td>
<td>Destination = rotate left through Carry f</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RLC</td>
<td>Ws,Wd</td>
<td>Wd = rotate left through Carry Ws</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RLNC</td>
<td>f {,WREG}</td>
<td>Destination = rotate left (no Carry) f</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RLNC</td>
<td>Ws,Wd</td>
<td>Wd = rotate left (no Carry) Ws</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RLC</td>
<td>f {,WREG}</td>
<td>Destination = rotate right through Carry f</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RRC</td>
<td>Ws,Wd</td>
<td>Wd = rotate right through Carry Ws</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RRNC</td>
<td>f {,WREG}</td>
<td>Destination = rotate right (no Carry) f</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RRNC</td>
<td>Ws,Wd</td>
<td>Wd = rotate right (no Carry) Ws</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SL</td>
<td>f {,WREG}</td>
<td>Destination = left shift f</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SL</td>
<td>Ws,Wd</td>
<td>Wd = left shift Ws</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SL</td>
<td>Wb,#lit4,Wnd</td>
<td>Wnd = left shift Wb by lit4</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SL</td>
<td>Wb,Wns,Wnd</td>
<td>Wnd = left shift Wb by Wns</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

**Note:** When the optional {,WREG} operand is specified, the destination of the instruction is WREG. When {,WREG} is not specified, the destination of the instruction is the file register f.

### TABLE 10-7: BIT INSTRUCTIONS

<table>
<thead>
<tr>
<th>Assembly</th>
<th>Syntax</th>
<th>Description</th>
<th>Words</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>BCLR</td>
<td>f,#bit4</td>
<td>Bit clear f</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BCLR</td>
<td>Ws,#bit4</td>
<td>Bit clear Ws</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BSET</td>
<td>f,#bit4</td>
<td>Bit set f</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BSET</td>
<td>Ws,#bit4</td>
<td>Bit set Ws</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BSW.C</td>
<td>Ws,Wb</td>
<td>Write C bit to Ws&lt;WB&gt;</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BSW.Z</td>
<td>Ws,Wb</td>
<td>Write SZ bit to Ws&lt;WB&gt;</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BTG</td>
<td>f,#bit4</td>
<td>Bit toggle f</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BTG</td>
<td>Ws,#bit4</td>
<td>Bit toggle Ws</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BTST</td>
<td>f,#bit4</td>
<td>Bit test f</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BTST.C</td>
<td>Ws,#bit4</td>
<td>Bit test Ws to C</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BTST.Z</td>
<td>Ws,#bit4</td>
<td>Bit test Ws to SZ</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BTST.C</td>
<td>Ws,Wb</td>
<td>Bit test Ws&lt;WB&gt; to C</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BTST.Z</td>
<td>Ws,Wb</td>
<td>Bit test Ws&lt;WB&gt; to SZ</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BTSTS</td>
<td>f,#bit4</td>
<td>Bit test f then set f</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BTSTS.C</td>
<td>Ws,#bit4</td>
<td>Bit test Ws to C then set Ws</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BTSTS.Z</td>
<td>Ws,#bit4</td>
<td>Bit test Ws to SZ then set Ws</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FBCL</td>
<td>Ws,Wnd</td>
<td>Find bit change from left (MSb) side</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PF1L</td>
<td>Ws,Wnd</td>
<td>Find first one from left (MSb) side</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PF1R</td>
<td>Ws,Wnd</td>
<td>Find first one from right (LSb) side</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

**Note:** Bit positions are specified by bit4 (0:15) for word operations.
### TABLE 10-8: COMPARE/SKIP INSTRUCTIONS

<table>
<thead>
<tr>
<th>Assembly</th>
<th>Syntax</th>
<th>Description</th>
<th>Words</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>BTSC</td>
<td>f,#bit4</td>
<td>Bit test f, skip if clear</td>
<td>1</td>
<td>1 (2 or 3)</td>
</tr>
<tr>
<td>BTSC</td>
<td>Ws,#bit4</td>
<td>Bit test Ws, skip if clear</td>
<td>1</td>
<td>1 (2 or 3)</td>
</tr>
<tr>
<td>BTSS</td>
<td>f,#bit4</td>
<td>Bit test f, skip if set</td>
<td>1</td>
<td>1 (2 or 3)</td>
</tr>
<tr>
<td>BTSS</td>
<td>Ws,#bit4</td>
<td>Bit test Ws, skip if set</td>
<td>1</td>
<td>1 (2 or 3)</td>
</tr>
<tr>
<td>CP</td>
<td>f</td>
<td>Compare (f – WREG)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CP</td>
<td>Wb,#lit5</td>
<td>Compare (Wb – lit5)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CP</td>
<td>Wb,Ws</td>
<td>Compare (Wb – Ws)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CP0</td>
<td>f</td>
<td>Compare (f – 0x0000)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CP0</td>
<td>Ws</td>
<td>Compare (Ws – 0x0000)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPB</td>
<td>f</td>
<td>Compare with Borrow (f – WREG – C)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPB</td>
<td>Wb,#lit5</td>
<td>Compare with Borrow (Wb – lit5 – C)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPB</td>
<td>Wb,Ws</td>
<td>Compare with Borrow (Wb – Ws – C)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPSEQ</td>
<td>Wb,Wn</td>
<td>Compare Wb with Wn, Skip if Equal (Wb = Wn)</td>
<td>1</td>
<td>1 (2 or 3)</td>
</tr>
<tr>
<td>CPSGT</td>
<td>Wb,Wn</td>
<td>Signed Compare Wb with Wn, Skip if Greater Than (Wb &gt; Wn)</td>
<td>1</td>
<td>1 (2 or 3)</td>
</tr>
<tr>
<td>CPSLT</td>
<td>Wb,Wn</td>
<td>Signed Compare Wb with Wn, Skip if Less Than (Wb &lt; Wn)</td>
<td>1</td>
<td>1 (2 or 3)</td>
</tr>
<tr>
<td>CPSNE</td>
<td>Wb,Wn</td>
<td>Signed Compare Wb with Wn, Skip if Not Equal (Wb ≠ Wn)</td>
<td>1</td>
<td>1 (2 or 3)</td>
</tr>
</tbody>
</table>

**Note 1:** Bit positions are specified by bit4 (0:15) for word operations.

**Note 2:** Conditional skip instructions execute in 1 cycle if the skip is not taken, 2 cycles if the skip is taken over a one-word instruction and 3 cycles if the skip is taken over a two-word instruction.
### TABLE 10-9: PROGRAM FLOW INSTRUCTIONS

<table>
<thead>
<tr>
<th>Assembly</th>
<th>Syntax</th>
<th>Description</th>
<th>Words</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>BRA</td>
<td>Expr</td>
<td>Branch unconditionally</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>BRA</td>
<td>Wn</td>
<td>Computed branch</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>BRA</td>
<td>C, Expr</td>
<td>Branch if Carry (no Borrow)</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>GE, Expr</td>
<td>Branch if greater than or equal</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>GEU, Expr</td>
<td>Branch if unsigned greater than or equal</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>GT, Expr</td>
<td>Branch if greater than</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>GTU, Expr</td>
<td>Branch if unsigned greater than</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>LE, Expr</td>
<td>Branch if less than or equal</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>LEU, Expr</td>
<td>Branch if unsigned less than or equal</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>LT, Expr</td>
<td>Branch if less than</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>LTU, Expr</td>
<td>Branch if unsigned less than</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>N, Expr</td>
<td>Branch if Negative</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>NC, Expr</td>
<td>Branch if not Carry (Borrow)</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>NN, Expr</td>
<td>Branch if not Negative</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>NOV, Expr</td>
<td>Branch if not Overflow</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>NZ, Expr</td>
<td>Branch if not Zero</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>OA, Expr</td>
<td>Branch if Accumulator A Overflow</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>OB, Expr</td>
<td>Branch if Accumulator B Overflow</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>OV, Expr</td>
<td>Branch if Overflow</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>SA, Expr</td>
<td>Branch if Accumulator A Saturate</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>SB, Expr</td>
<td>Branch if Accumulator B Saturate</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>BRA</td>
<td>Z, Expr</td>
<td>Branch if Zero</td>
<td>1</td>
<td>1 (2)</td>
</tr>
<tr>
<td>CALL</td>
<td>Expr</td>
<td>Call subroutine</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>CALL</td>
<td>Wn</td>
<td>Call indirect subroutine</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>DO</td>
<td>#lit14, Expr</td>
<td>Do code through PC + Expr, (lit14 + 1) times</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>DO</td>
<td>Wn, Expr</td>
<td>Do code through PC + Expr, (Wn + 1) times</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>GOTO</td>
<td>Expr</td>
<td>Go to address</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>GOTO</td>
<td>Wn</td>
<td>Go to address indirectly</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>RCALL</td>
<td>Expr</td>
<td>Relative call</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>RCALL</td>
<td>Wn</td>
<td>Computed call</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>REPEAT</td>
<td>#lit14</td>
<td>Repeat next instruction (lit14 + 1) times</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>REPEAT</td>
<td>Wn</td>
<td>Repeat next instruction (Wn + 1) times</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RETFIE</td>
<td></td>
<td>Return from interrupt enable</td>
<td>1</td>
<td>3 (2)</td>
</tr>
<tr>
<td>RETLW</td>
<td>#lit10,Wn</td>
<td>Return with lit10 in Wn</td>
<td>1</td>
<td>3 (2)</td>
</tr>
<tr>
<td>RETURN</td>
<td></td>
<td>Return from subroutine</td>
<td>1</td>
<td>3 (2)</td>
</tr>
</tbody>
</table>

**Note 1:** Conditional branch instructions execute in 1 cycle if the branch is not taken, or 2 cycles if the branch is taken.

**2:** RETURN normally executes in 3 cycles. However, it executes in 2 cycles if an interrupt is pending.
### TABLE 10-10: SHADOW/STACK INSTRUCTIONS

<table>
<thead>
<tr>
<th>Assembly</th>
<th>Syntax</th>
<th>Description</th>
<th>Words</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>LNK</td>
<td>#lit14</td>
<td>Link Frame Pointer</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>POP</td>
<td>f</td>
<td>Pop TOS to f</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>POP</td>
<td>Wd</td>
<td>Pop TOS to Wd</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>POP.D</td>
<td>Wnd</td>
<td>Double pop from TOS to Wnd:Wnd + 1</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>POP.S</td>
<td></td>
<td>Pop shadow registers</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PUSH</td>
<td>f</td>
<td>Push f to TOS</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PUSH</td>
<td>Ws</td>
<td>Push Ws to TOS</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PUSH.D</td>
<td>Wns</td>
<td>Push double Wns:Wns + 1 to TOS</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>PUSH.S</td>
<td></td>
<td>Push shadow registers</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ULNK</td>
<td></td>
<td>Unlink Frame Pointer</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

### TABLE 10-11: CONTROL INSTRUCTIONS

<table>
<thead>
<tr>
<th>Assembly</th>
<th>Syntax</th>
<th>Description</th>
<th>Words</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLRWDT</td>
<td></td>
<td>Clear Watchdog Timer</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DISI</td>
<td>#lit14</td>
<td>Disable interrupts for (lit14 + 1) instruction cycles</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>NOP</td>
<td></td>
<td>No operation</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>NOPR</td>
<td></td>
<td>No operation</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PWRSAV</td>
<td>#lit1</td>
<td>Enter Power-Saving mode lit1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RESET</td>
<td></td>
<td>Software device Reset</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

### TABLE 10-12: DSP INSTRUCTIONS

<table>
<thead>
<tr>
<th>Assembly</th>
<th>Syntax</th>
<th>Description</th>
<th>Words</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>Acc</td>
<td>Add accumulators</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADD</td>
<td>Ws,#Slit4,Acc</td>
<td>16-bit signed add to Acc</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CLR</td>
<td>Acc,Wx,Wxd,Wy,Wyd,AWB</td>
<td>Clear Acc</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ED</td>
<td>Wm*Wn,Acc,Wx,Wy,Wxd</td>
<td>Euclidean distance (no accumulate)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EDAC</td>
<td>Wm*Wm,Acc,Wx,Wy,Wxd</td>
<td>Euclidean distance</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>LAC</td>
<td>Ws,#Slit4,Acc</td>
<td>Load Acc</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MAC</td>
<td>Wm*Wn,Acc,Wx,Wxd,Wy,Wyd,AWB</td>
<td>Multiply and accumulate</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MAC</td>
<td>Wm*Wm,Acc,Wx,Wxd,Wy,Wyd</td>
<td>Square and accumulate</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOVSAC</td>
<td>Acc,Wx,Wxd,Wy,Wyd,AWB</td>
<td>Move Wx to Wxd and Wy to Wyd</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MPY</td>
<td>Wm*Wn,Acc,Wx,Wxd,Wy,Wyd</td>
<td>Multiply Wn by Wm to Acc</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MPY</td>
<td>Wm*Wm,Acc,Wx,Wxd,Wy,Wyd</td>
<td>Square to Acc</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MPY.N</td>
<td>Wm*Wn,Acc,Wx,Wxd,Wy,Wyd</td>
<td>-(Multiply Wn by Wm) to Acc</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MSC</td>
<td>Wm*Wn,Acc,Wx,Wxd,Wy,Wyd,AWB</td>
<td>Multiply and subtract from Acc</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>NEG</td>
<td>Acc</td>
<td>Negate Acc</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SAC</td>
<td>Acc,#Slit4,Wd</td>
<td>Store Acc</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SAC.R</td>
<td>Acc,#Slit4,Wd</td>
<td>Store rounded Acc</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SFTAC</td>
<td>Acc,#Slit6</td>
<td>Arithmetic shift Acc by Slit6</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SFTAC</td>
<td>Acc,Wn</td>
<td>Arithmetic shift Acc by (Wn)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SUB</td>
<td>Acc</td>
<td>Subtract accumulators</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
11.0 MICROCHIP DEVELOPMENT TOOL SUPPORT

Microchip offers comprehensive development tools and libraries to support the dsPIC30F architecture. In addition, the company is partnering with many third party tools manufacturers for additional dsPIC30F device support. Table 11-1 lists development tools that support the dsPIC30F family. The paragraphs that follow describe each of the tools in more detail.

**TABLE 11-1: dsPIC30F DEVELOPMENT TOOLS**

<table>
<thead>
<tr>
<th>Development Tool</th>
<th>Description</th>
<th>Part #</th>
<th>From</th>
<th>List Price*</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Essential Software Tools</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MPLAB® IDE 6.xx (see 11.1)</td>
<td>Integrated Development Environment</td>
<td>—</td>
<td>Microchip</td>
<td>Free</td>
</tr>
<tr>
<td>MPLAB ASM30 (see 11.2)</td>
<td>Assembler (included in MPLAB IDE)</td>
<td>—</td>
<td>Microchip</td>
<td>Free</td>
</tr>
<tr>
<td>MPLAB SIM30 (see 11.3)</td>
<td>Software Simulator (Included in MPLAB IDE)</td>
<td>—</td>
<td>Microchip</td>
<td>Free</td>
</tr>
<tr>
<td>MPLAB VDI (see 11.4)</td>
<td>Visual Device Initializer for dsPIC30F (included in MPLAB IDE)</td>
<td>—</td>
<td>Microchip</td>
<td>Free</td>
</tr>
<tr>
<td>MPLAB C30 (see 11.5)</td>
<td>ANSI C Compiler, Assembler, Linker and Librarian</td>
<td>SW006012</td>
<td>Microchip</td>
<td>$895</td>
</tr>
<tr>
<td><strong>Essential Hardware Tools</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MPLAB ICD 2 (see 11.6)</td>
<td>In-Circuit Debugger and Device Programmer</td>
<td>DV164005</td>
<td>Microchip</td>
<td>$159</td>
</tr>
<tr>
<td>MPLAB ICE 4000 (see 11.7)</td>
<td>In-Circuit Emulator Pod, Processor Module for dsPIC30F</td>
<td>ICE4000</td>
<td>Microchip</td>
<td>$2560</td>
</tr>
<tr>
<td></td>
<td>Device Adapter for 80L TQFP Devices</td>
<td>DAF30-2</td>
<td>Microchip</td>
<td>$295</td>
</tr>
<tr>
<td></td>
<td>Device Adapter for 44L TQFP Devices</td>
<td>DAF30-3</td>
<td>Microchip</td>
<td>$295</td>
</tr>
<tr>
<td></td>
<td>Device Adapter for 64L TQFP Devices</td>
<td>DAF30-4</td>
<td>Microchip</td>
<td>$295</td>
</tr>
<tr>
<td></td>
<td>Device Adapter for 18L/28L/40L DIP Devices</td>
<td>DAF30-2</td>
<td>Microchip</td>
<td>$295</td>
</tr>
<tr>
<td>MPLAB PRO MATE® II (see 11.8)</td>
<td>Full Featured Device Programmer, Base Unit</td>
<td>DV007003</td>
<td>Microchip</td>
<td>$695</td>
</tr>
<tr>
<td></td>
<td>ICSP Socket Module</td>
<td>AC004004</td>
<td>Microchip</td>
<td>$349</td>
</tr>
<tr>
<td></td>
<td>Socket Module for 18L DIP/SOIC Devices</td>
<td>AC30F005</td>
<td>Microchip</td>
<td>$189</td>
</tr>
<tr>
<td></td>
<td>Socket Module for 28L DIP/SOIC Devices</td>
<td>AC30F004</td>
<td>Microchip</td>
<td>$189</td>
</tr>
<tr>
<td></td>
<td>Socket Module for 40L DIP Devices</td>
<td>AC30F003</td>
<td>Microchip</td>
<td>$159</td>
</tr>
<tr>
<td></td>
<td>Socket Module for 44L TQFP Devices</td>
<td>AC30F006</td>
<td>Microchip</td>
<td>$159</td>
</tr>
<tr>
<td></td>
<td>Socket Module for 64L TQFP Devices</td>
<td>AC30F002</td>
<td>Microchip</td>
<td>$159</td>
</tr>
<tr>
<td></td>
<td>Socket Module for 80L TQFP Devices</td>
<td>AC30F001</td>
<td>Microchip</td>
<td>$159</td>
</tr>
<tr>
<td></td>
<td>Full Featured Device Programmer, Base Unit</td>
<td>DV007004</td>
<td>Microchip</td>
<td>$895</td>
</tr>
<tr>
<td></td>
<td>Socket Module for 18/28/40L DIP Devices</td>
<td>AC164301</td>
<td>Microchip</td>
<td>$189</td>
</tr>
<tr>
<td></td>
<td>Socket Module for 18L SOIC Devices</td>
<td>AC164302</td>
<td>Microchip</td>
<td>$189</td>
</tr>
<tr>
<td></td>
<td>Socket Module for 28L SOIC Devices</td>
<td>AC164302</td>
<td>Microchip</td>
<td>$189</td>
</tr>
<tr>
<td></td>
<td>Socket Module for 44L TQFP Devices</td>
<td>AC164305</td>
<td>Microchip</td>
<td>$189</td>
</tr>
<tr>
<td></td>
<td>Socket Module for 64L TQFP Devices</td>
<td>AC164313</td>
<td>Microchip</td>
<td>$189</td>
</tr>
<tr>
<td></td>
<td>Socket Module for 80L TQFP Devices</td>
<td>AC164314</td>
<td>Microchip</td>
<td>$189</td>
</tr>
</tbody>
</table>

* List Prices are subject to change without notice. Visit www.microchip.com for the latest information.
11.1 MPLAB® Integrated Development Environment V6.XX Software

The MPLAB Integrated Development Environment (IDE) is available at no cost. The MPLAB IDE lets you edit, compile and emulate from a single user interface, as depicted in Figure 11-1. You can design and develop code for the dsPIC devices in the same design environment as PICmicro microcontrollers. The MPLAB IDE is a 32-bit Windows® based application that provides many advanced features for the demanding engineer in a modern, easy-to-use interface. MPLAB IDE integrates:

- Full featured, color coded text editor
- Easy-to-use project manager with visual display
- Source level debugging
- Enhanced source level debugging for ‘C’ (structures, automatic variables, etc.)
- Customizable toolbar and key mapping
- Dynamic status bar displays processor condition
- Context sensitive, interactive on-line help

- Integrated MPLAB SIM30 instruction simulator
- User interface for PRO MATE II and PICSTART Plus device programmers (sold separately)
- User interface for MPLAB ICE 4000 In-Circuit Emulator (sold separately)
- User interface for MPLAB ICD 2 In-Circuit Debugger (sold separately)

The MPLAB IDE allows:

- Editing of source files in either assembly or ‘C’
- One-touch compiling and downloading to dsPIC emulator or simulator
- Debugging using:
  - Source files
  - Machine code
  - Mixed mode source and machine code

The ability to use the MPLAB IDE with multiple development and debugging targets provides easy transition from the cost effective simulator to MPLAB ICD 2 or to a full featured emulator with minimal retraining.

**FIGURE 11-1: MPLAB IDE DESKTOP**

- Powerful Project Manager handles multiple projects and all file types
- Color keyed editor makes source code debug easier
- Status bar updates on singlestep or run
- Set break/trace points with a click of the mouse
- Simply move your mouse over a variable to view or modify
- Fully customizable watch windows to view and modify registers and memory locations
11.2 MPLAB ASM30 Assembler/Linker/Librarian

MPLAB ASM30 is a full-featured Macro Assembler. User-defined macros, conditional assembly and a variety of assembler directives make the MPLAB ASM30 a powerful code generation tool.

The accompanying MPLAB LINK30 Linker and MPLAB LIB30 Librarian modules allow efficient linking, library creation and maintenance.

Notable features of the assembler include:
- Support for the entire dsPIC instruction set
- Support for fixed-point and floating-point data
- Available for Windows
- Command Line Interface
- Rich Directive Set
- Flexible Macro Language
- MPLAB IDE compatibility

Notable features of the linker include:
- Automatic or user-defined stack allocation
- Supports dsPIC Program Space Visibility (PSV) window
- Available for Windows
- Command Line Interface
- Linker scripts for all dsPIC devices
- MPLAB IDE compatibility

11.3 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator provides code development for the dsPIC30F family in a PC-hosted environment by simulating the dsPIC30F device on an instruction level. On any instruction you can examine or modify the data areas and apply stimuli to any of the pins from a file or by pressing a user-defined key.

The execution can be performed in Single Step, Execute Until Break or Trace mode. The MPLAB SIM30 software simulator fully supports symbolic debugging using the MPLAB C30 compiler and assembler. The software simulator gives you the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multi-project software development tool. Complex stimuli can be injected from files, synchronous clocks or user-defined keys. Output files log register activity for sophisticated post analysis.

Besides modeling the behavior of the CPU, MPLAB SIM 30 also supports the following peripherals:
- Timers
- Input Capture
- 12-bit ADC
- 10-bit ADC

11.4 MPLAB Visual Device Initializer

The MPLAB Visual Device Initializer (VDI) simplifies the task of configuring the dsPIC30F. MPLAB VDI software allows you to configure the entire processor graphically (see Figure 11-2). And when you’re done, a mouse click generates your code in Assembly or C code. MPLAB VDI performs extensive error checking on assignments and conflicts on pins, memories and interrupts as well as selection of operating conditions. Generated code files are integrated seamlessly with the rest of our application code through MPLAB Project.

Detailed resource assignment and configuration reports simplify project documentation. Key features of MPLAB VDI include:
- Drag-and-drop feature selection
- One click configuration
- Extensive error checking
- Generates initialization code in the form of a C-callable assembly function
- Integrates seamlessly in MPLAB Project
- Printed reports ease project documentation requirements
- MPLAB Visual Device Initializer is an MPLAB plug-in and can be installed independently of MPLAB

FIGURE 11-2: MPLAB VDI DISPLAY
11.5 MPLAB C30 Compiler/Linker/Librarian

The Microchip Technology MPLAB C30 provides C language support for the dsPIC30F family. This C compiler is a fully ANSI compliant product with standard libraries. It is highly optimizing for the dsPIC30F family and takes advantage of many dsPIC30F architecture specific features to help you generate very efficient software code. Figure 11-3 illustrates the code size efficiency relative to several competitors.

MPLAB C30 also provides extensions that allow for excellent support of the hardware, such as interrupts and peripherals. It is fully integrated with the MPLAB IDE for high level, source debugging.

The MPLAB C30 has these characteristics:
- 16-bit native data types
- Efficient use of register based, 3-operand instructions
- Complex addressing modes
- Efficient multi-bit shift operations
- Efficient signed/unsigned comparisons

MPLAB C30 comes complete with its own assembler, linker and librarian. These allow mixed-mode C and assembly programs and link the resulting object files into a single executable file. The compiler is sold separately. The assembler, linker and librarian are available for free with MPLAB C30.

MPLAB C30 also includes the Math Library, Peripheral Library, DSP Library and standard C libraries.
11.6 MPLAB ICD 2 In-Circuit Debugger

The MPLAB ICD 2 In-Circuit Debugger is a powerful, low cost, run-time development tool that uses in-circuit debugging capability built into the dsPIC30F Flash devices. This feature, along with Microchip’s In-Circuit Serial Programming™ protocol, gives you cost effective, in-circuit debugging from the graphical user interface of MPLAB. It lets you develop and debug source code by watching variables, single-stepping and setting breakpoints as well as run at full speed to test hardware in real time.

The MPLAB ICD 2 has these features:
- Full speed operation to the range of the device
- Serial or USB PC connector
- USB powered from PC interface
- Low noise power (VPP and VDD) for use with analog and other noise sensitive applications
- Operation down to 2.0V
- Can be used as debugger and inexpensive serial programmer
- Some device resources required (RAM and 2 pins)

FIGURE 11-4: MPLAB ICD 2 IN-CIRCUIT DEBUGGER

11.7 MPLAB ICE 4000 In-Circuit Emulator

The MPLAB ICE 4000 In-Circuit Emulator gives you a complete hardware design tool for dsPIC30F devices. Software control of the emulator by MPLAB IDE lets you edit, build, download and source debug from a single environment. The MPLAB ICE 4000 is a full featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow you to easily reconfigure the system to emulate different processors. In addition to the dsPIC30F family of digital signal controllers, the MPLAB ICE 4000 supports the extended, high-end PICmicro microcontrollers, the PIC18CXXX and PIC18FXXX devices. The modular architecture of the MPLAB ICE in-circuit emulator allows expansion to support new devices.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools.
- Full speed emulation, up to 50 MHz bus speed, or 200 MHz external clock speed
- Low voltage emulation down to 1.8 volts
- Configured with 2 Mb program emulation memory, additional modular memory up to 16 Mb
- 64K x 216-bit wide Trace Memory
- Unlimited software breakpoints
- Complex break, trace and trigger logic
- Multi-level trigger up to 4 levels
- Filter trigger functions to trace specific event
- 16-bit Pass counter for triggering on sequential events
- 16-bit Delay counter
- 48-bit time-stamp
- Stopwatch feature
- Time between events
- USB and parallel printer port PC connection

FIGURE 11-5: MPLAB ICE 4000 IN-CIRCUIT EMULATOR
11.8 PRO MATE® II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured, CE-compliant programming tool, capable of operating in both stand-alone and PC-hosted modes. The PRO MATE II universal device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDDMIN and VDDMAX for maximum reliability. It has an LCD to display instructions and error messages, keys to enter commands and interchangeable socket modules for all package types. In Stand-Alone mode, the PRO MATE II universal device programmer can read, verify or program PICmicro and dsPIC30F devices. It can also set code protection in this mode. PRO MATE II features include:

- Runs under MPLAB IDE
- Field upgradable firmware
- Host, Safe and “Stand-Alone” operation
- Automatic downloading of object file
- SQTPSM serialization adds unique serial number to each device programmed
- In-Circuit Serial Programming™ Kit (sold separately)
- Interchangeable socket modules supports all package options (sold separately)

If you already own a PRO MATE II universal device programmer, the dsPIC30F family is fully supported through a new set of socket modules.

11.9 MPLAB PM3 Universal Device Programmer

The MPLAB PM3 Universal Device Programmer is easy to use with a PC or as a stand-alone unit to program Microchip’s entire line of PICmicro devices as well as the latest dsPIC30F DSC devices. The MPLAB PM3 features a large and bright LCD unit (128x64 pixels) to display easy menus, programming statistics and status information.

The MPLAB PM3 programmer has exceptional programming speed to allow high production throughput, especially important for large memory devices. It also includes a Secure Digital/Multimedia Card slot for easy and secure data storage and transfer.

The MPLAB PM3 programmer is designed with 40 programmable socket pins, allowing each socket module to be configured to support many different devices. As a result, fewer socket modules are required to support the entire line of Microchip parts. The socket modules use multi-pin connectors for high reliability and quick interchange. An adapter allows current PROMATE® II socket modules to be used.

When connected to a PC-host system, the MPLAB PM3 programmer is seamlessly integrated with the MPLAB Integrated Development Environment (IDE), providing a user-friendly programming interface.

Key features of the MPLAB PM3 Programmer include:

- RS-232 or USB interface
- Integrated In-Circuit Serial Programming™ (ICSP™) interface
- Fast programming time
- Three operating modes:
  - PC Host mode for full control
  - Safe mode for secure data
  - Stand-Alone mode for programming without a PC
- Complete line of interchangeable socket modules to support all Microchip devices and package options (sold separately)
- SQTPSM serialization for programming unique serial numbers while in PC Host mode.
- An alternate DOS command line interface for batch control
- Supports PROMATE II socket modules via adapter (sold separately)
- Large easy-to-read display
- Field upgradeable firmware allows quick new device support
- Secure Digital (SD) and Multimedia Card (MMC) external memory support
- Buzzer notification for noisy environments
12.0 dsPIC30F DEVELOPMENT TOOLS AND APPLICATION LIBRARIES

Microchip offers a comprehensive set of tools and libraries to help with rapid development of dsPIC30F based application(s). Also, Microchip partners with key third party tool manufacturers to develop quality hardware and software tools in support of the dsPIC30F product family.

Table 12-1 summarizes available and planned dsPIC30F software tools and libraries. Microchip also provides value added services such as skilled/certified technical application contacts, reference designs and hardware and software developers.

<table>
<thead>
<tr>
<th>TABLE 12-1: SOFTWARE DEVELOPMENT TOOLS AND APPLICATION LIBRARIES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Development Tool</td>
</tr>
<tr>
<td>dsPIC30F Math Library (see 12.1)</td>
</tr>
<tr>
<td>dsPIC30F Peripheral Library (see 12.2)</td>
</tr>
<tr>
<td>dsPIC30F DSP Library (see 12.3)</td>
</tr>
<tr>
<td>dsPICworks™ (see 12.4)</td>
</tr>
<tr>
<td>Digital Filter Design (see 12.5)</td>
</tr>
<tr>
<td>CMX-RTX™ for dsPIC® (see 12.6)</td>
</tr>
<tr>
<td>CMX-Tiny+™ for dsPIC (see 12.6)</td>
</tr>
<tr>
<td>CMX Scheduler™ (see 12.6)</td>
</tr>
<tr>
<td>TCP/IP Stack</td>
</tr>
<tr>
<td>Soft Modem Library (see 12.8)</td>
</tr>
<tr>
<td>CANbedded for dsPIC (see 12.9)</td>
</tr>
<tr>
<td>osCAN for dsPIC (see 12.10)</td>
</tr>
<tr>
<td>Embedded Workbench for dsPIC30F</td>
</tr>
<tr>
<td>C Compiler</td>
</tr>
<tr>
<td>C Compiler</td>
</tr>
<tr>
<td>C Compiler with IDE</td>
</tr>
</tbody>
</table>

* Prices are subject to change without notice
12.1 Math Library

The dsPIC30F Math Library is the compiled version of the math library that is distributed with the highly optimized, ANSI-compliant dsPIC30F MPLAB® C30 compiler (SW006012). It contains advanced single and double-precision floating-point arithmetic and trigonometric functions from the standard C header file <math.h>. The library delivers small program code size and data size, reduced cycles and high accuracy.

Features

- The Math library is callable from either MPLAB C30 or dsPIC30F assembly language.
- The functions are IEEE-754 compliant, with signed zero, signed infinity, NaN (Not a Number) and denormal support and operated in the “round to nearest” mode.
- Compatible with MPLAB ASM30 and MPLAB LINK30, which are available at no charge from Microchip’s web site.

Table 12-2 shows the memory usage and performance of the Math Library. Table 12-3 lists the math functions that are included.

### TABLE 12-2: MEMORY USAGE AND PERFORMANCE

<table>
<thead>
<tr>
<th>Memory Usage (bytes)</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Code size</td>
<td>5250</td>
</tr>
<tr>
<td>Data size</td>
<td>4</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Performance (cycles)</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>add</td>
<td>122</td>
</tr>
<tr>
<td>sub</td>
<td>124</td>
</tr>
<tr>
<td>mul</td>
<td>109</td>
</tr>
<tr>
<td>div</td>
<td>361</td>
</tr>
<tr>
<td>Rem</td>
<td>385</td>
</tr>
<tr>
<td>Sqrt</td>
<td>492</td>
</tr>
</tbody>
</table>

**Note 1:** Results are based on using dsPIC30F MPLAB C30 Compiler (SW006012) version 1.20.

**Note 2:** Maximum “Memory Usage” when all functions in the library are loaded. Most applications will use less.

**Note 3:** Average 32-bit floating-point performance results.

### TABLE 12-3: MATH FUNCTIONS

<table>
<thead>
<tr>
<th>Single and Double-Precision Floating-Point Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arithmetic functions</td>
</tr>
<tr>
<td>Add, subtract, multiply, divide, remainder</td>
</tr>
<tr>
<td>Root and Power Functions</td>
</tr>
<tr>
<td>pow, sqrt</td>
</tr>
<tr>
<td>Trigonometric and Hyperbolic Functions</td>
</tr>
<tr>
<td>acos, asin, atan, atan2, cos, cosh, sin, sinh, tan, tanh</td>
</tr>
<tr>
<td>Logarithmic and Exponential Functions</td>
</tr>
<tr>
<td>exp, log, log10, frexp, ldexp</td>
</tr>
<tr>
<td>Rounding Functions</td>
</tr>
<tr>
<td>ceil, floor</td>
</tr>
<tr>
<td>Absolute Value Functions</td>
</tr>
<tr>
<td>fabs</td>
</tr>
<tr>
<td>Modular Arithmetic Functions</td>
</tr>
<tr>
<td>fmod, modf</td>
</tr>
<tr>
<td>Comparison and Conversions</td>
</tr>
<tr>
<td>Comparison, integer and floating-point conversions</td>
</tr>
</tbody>
</table>
12.2 Peripheral Driver Library

Microchip offers a free peripheral driver library that supports the setup and control of dsPIC30F hardware peripherals, including, but not limited to:

- Analog-to-Digital Converter
- Motor Control PWM
- Quadrature Encoder Interface
- UART
- SPI
- Data Converter Interface
- I²C
- General Purpose Timers
- Input Capture
- Output Compare/Simple PWM
- CAN
- I/O Ports and External Interrupts
- Reset

In addition to the hardware peripherals, the library supports software generated peripherals, such as standard LCD drivers, which support a Hitachi style controller.

The peripheral library consist of more than 270 functions as well as several macros for simple tasks such as enabling and disabling interrupts. All peripheral driver routines are developed and optimized using the MPLAB C30 C Compiler. Electronic documentation accompanies the peripheral library to help you become familiar with and implement the library functions.

Key features of the dsPIC30F Peripheral Library include:

- A library file for each individual device from the dsPIC30F family, including functions corresponding to peripherals present in that particular device.
- C include files that let you take advantage of pre-defined constants for passing parameters to various library functions. There is an include file for each peripheral module.
- Since the functions are in the form of precompiled libraries, they can be called from a user application program written in either MPLAB C30 or dsPIC30F assembly language.
- Included C source code allows you to customize peripheral functions to suit your specific application requirements.
- Predefined constants in the C include files eliminate the need to refer to the details and structure of every Special Function Register while initializing peripherals or checking Status bits.

12.3 DSP Algorithm Library

The free DSP library supports multiple filtering, convolution, vector and matrix functions. Among the supported functions are:

- Cascaded Infinite Impulse Response (IIR) Filters
- Correlation
- Convolution
- Finite Impulse Response (FIR) Filters
- Windowing Functions
- FFTs
- LMS Filter
- Vector Addition and Subtraction
- Vector Dot Product
- Vector Power
- Matrix Addition and Subtraction
- Matrix Multiplication

Some DSP functions use double precision and floating point arithmetic. All DSP routines are developed and optimized in dsPIC30F assembly language and are callable from both assembly and C language. The Microchip MPLAB C30 and IAR C compilers are supported.

Key features of the DSP Algorithm Library include:

- 49 total functions
- Full compliance with the Microchip dsPIC30F C30 Compiler, Assembler and Linker
- Simple user interface – just one library file and one header file
- Functions are both C and assembly callable
- FIR filtering functions include support for Lattice, Decimating, Interpolating and LMS filters
- IIR filtering functions include support for Canonc, Transposed Canonc and Lattice filters
- FIR and IIR functions may be used with the filter files generated by the dsPIC30F Filter Design program
- Transform functions include support for in-place and out-of-place DCT, FFT and IFFT transforms
- Window functions include support for Bartlett, Blackman, Hamming, Hanning and Kaiser windows
- Support for Program Space Visibility
- Complete function profile information including register usage, cycle count and function size information
- Electronic documentation is included to help you comprehend and use the library functions
12.4 dsPICworks™ Data Analysis and DSP Software

dsPICworks is a free data analysis and signal processing package for use with Microsoft Windows 9x, NT, 2000 and XP platforms. It provides an extensive number of functions encompassing:

- Wide variety of signal generators – Sine, Square, Triangular, Window functions, Noise
- Extensive DSP functions – FFT, DCT, Filtering, Convolution, Interpolation
- Extensive arithmetic functions – Algebraic expressions, data-scaling, clipping etc.
- 1-D, 2-D and 3-D displays
- Multiple data quantization and saturation options
- Multi-channel data support
- Automatic “script file”-based execution options available for any user-defined sequence of dsPICworks functions
- File Import/Export interoperable with MPLAB IDE
- Digital filtering options support filters generated by dsPIC Filter Design
- ASM30 assembler file option to export data tables into dsPIC30F RAM.

TABLE 12-4: FUNCTION EXECUTION TIMES

<table>
<thead>
<tr>
<th>Function</th>
<th>Cycle Count Equation</th>
<th>Conditions(1)</th>
<th>Number of Cycles(2)</th>
<th>Execution Time @30 MIPS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Complex FFT(3)</td>
<td>- N=64</td>
<td>3739</td>
<td>124.6 μs</td>
<td></td>
</tr>
<tr>
<td>Complex FFT(3)</td>
<td>- N=128</td>
<td>8485</td>
<td>282.8 μs</td>
<td></td>
</tr>
<tr>
<td>Complex FFT(3)</td>
<td>N=256</td>
<td>19055</td>
<td>635.2 μs</td>
<td></td>
</tr>
<tr>
<td>Block FIR</td>
<td>53+N(4+M) N=32, M=32</td>
<td>1205</td>
<td>40.2 μs</td>
<td></td>
</tr>
<tr>
<td>Block FIR Lattice</td>
<td>41+N(4+7M) N=32, M=32</td>
<td>7337</td>
<td>244.6 μs</td>
<td></td>
</tr>
<tr>
<td>Block IIR Canonuc</td>
<td>36+N(8+7S) N=32, S=4</td>
<td>1188</td>
<td>39.6 μs</td>
<td></td>
</tr>
<tr>
<td>Block IIR Lattice</td>
<td>46+N(16+7M) N=32, M=8</td>
<td>2350</td>
<td>78.3 μs</td>
<td></td>
</tr>
<tr>
<td>Matrix Add</td>
<td>20+3(C*R) C=8, R=8</td>
<td>212</td>
<td>7.1 μs</td>
<td></td>
</tr>
<tr>
<td>Matrix Transpose</td>
<td>16+C(6+3(R-1)) C=8, R=8</td>
<td>232</td>
<td>7.7 μs</td>
<td></td>
</tr>
<tr>
<td>Vector Dot Product</td>
<td>17+3N N=32</td>
<td>113</td>
<td>3.8 μs</td>
<td></td>
</tr>
<tr>
<td>Vector Max</td>
<td>19+7(N-2) N=32</td>
<td>229</td>
<td>7.6 μs</td>
<td></td>
</tr>
<tr>
<td>Vector Multiply</td>
<td>17+4N N=32</td>
<td>145</td>
<td>4.8 μs</td>
<td></td>
</tr>
<tr>
<td>Vector Power</td>
<td>16+2N N=32</td>
<td>80</td>
<td>2.7 μs</td>
<td></td>
</tr>
</tbody>
</table>

Note 1: C = #columns, N = # samples, M = #taps, S = #sections, R = #rows
Note 2: 1 cycle = 33 nanoseconds @30 MIPS
Note 3: Complex FFT routine inherently prevents overflow

FIGURE 12-1: dsPICworks Data Analysis and DSP Software

12.4.1 SIGNAL GENERATION:
dsPICworks™ Data Analysis and DSP Software supports an extensive set of signal generators including basic sine, square and triangle wave generators as well as advanced generators for window functions, unit step, unit sample, sine, exponential and noise functions. Noise, with specified distribution, can be added to any signal. Signals can be generated as 32 bit floating-point or as 16-bit fractional fixed point values for any desired sampling rate. The length of the generated signal is limited only by available disk space. Signals can be imported or exported from or to MPLAB file-register windows. Multi-channel data can be created by a set of multiplexing functions.
12.4.2 DIGITAL SIGNAL PROCESSING (DSP) AND ARITHMETIC OPERATIONS:

dsPICworks Data Analysis and DSP Software has a wide range of DSP and arithmetic functions that can be applied to signals. Standard DSP functions include transform operations – FFT and DCT, convolution and correlation, signal decimation, signal interpolation, sample rate conversion and digital filtering. Digital filtering is an important part of dsPICworks. It uses filters designed by the sister-application, dsPIC Filter Design, and applies them to synthesized or imported signals. dsPICworks also features special operations such as signal clipping, scaling, and quantization – all of which are vital in real practical analysis of DSP algorithms.

12.4.3 DISPLAY AND MEASUREMENT:

dsPICworks Data Analysis and DSP Software has a wide variety of display and measurement options. Frequency domain data may be plotted in the form of 2-dimensional ‘spectrogram’ and 3-dimensional ‘waterfall’ options. The signals can be measured accurately by a simple mouse-click. The log window shows current cursor coordinates as well as derived values such as difference from last position and signal frequency. Signal strength can be measured over a particular range of frequencies. Special support also exists for displaying multi-channel and multiplexed data. Graphs allow zoom options. The user can choose from a set of color scheme options to customize display settings.

12.4.4 FILE IMPORT/EXPORT – MPLAB AND MPLAB ASM30 SUPPORT:

dsPICworks Data Analysis and DSP Software allows data to be imported from the external world in the form of ASCII-text or binary files. Conversely, it also allows data to be exported out in the form of files. dsPICworks supports all file formats supported by the MPLAB Import/Export Table. This feature allows the user to bring real-world data from MPLAB into dsPICworks for analysis. dsPICworks can also create ASM30 assembler files that can be included into the MPLAB workspace.

12.5 Digital Filter Design Software Utility

The Digital Filter Design tool for the dsPIC30F 16-bit Digital Signal Controllers makes designing, analyzing and implementing Finite Impulse Response (FIR) and Infinite Impulse Response (IIR) digital filters easy through a menu-driven, user-intuitive interface. This tool performs complex mathematical computations for filter design, provides superior graphical displays and generates comprehensive design reports. Desired filter frequency specifications are entered, and the tool automatically generates the filter code and coefficient files ready to use in the MPLAB® Integrated Development Environment (IDE). System analysis of the filter transfer function is supported with multiple generated graphs such as: magnitude, phase, group delay, log magnitude, impulse response and pole/zero locations.

FIGURE 12-2: DIGITAL FILTER DESIGN TOOL INTERFACE

Key features of the Digital Filter Design tool include:

Finite Impulse Response Filter Design

- Design Method Selection:
  - FIR Windows Design
  - FIR Equiripple Design (Parks-McClellan)
- Lowpass, Highpass, Bandpass and Bandstop filters
- FIR filters can have up to 513 taps
• The following window functions are supported:
  - Rectangular
  - Hanning (Hann)
  - Hamming
  - Triangular
  - Blackman
  - Exact Blackman
  - 3 Term Cosine
  - 3 Term Cosine with continuous 3rd Derivative
  - Minimum 3 Term Cosine
  - 4 Term Cosine
  - 4 Term Cosine with continuous 5th Derivative
  - Minimum 4 Term Cosine
  - Good 4 Term Blackman Harris
  - Harris Flat Top
  - Kaiser
  - Dolph-Tschebyscheff
  - Taylor
  - Gaussian

• Reports show design details such as window coefficients and Impulse Response prior to multiplying by the window function

Infinite Impulse Response Filter Design
• Lowpass, Highpass, Bandpass and Bandstop Filters
• Filter orders up to 10 for Lowpass and Highpass Filters
• Filter orders up to 20 for Bandpass and Bandstop Filters
• Five Analog Prototype Filters are available:
  - Butterworth
  - Tschebyscheff
  - Inverse Tschebyscheff
  - Elliptic
  - Bessel

• Digital Transformations are performed by Bilinear Transformation Method
• Reports show design details such as all transformations from normalized lowpass filter to desired filter

Code Generation Features
• Generated files are compliant with the Microchip dsPIC30F C30 Compiler, Assembler and Linker
• Choice of placement of coefficients in Program Space or Data Space
• C wrapper/header code generation

Graphs
• Magnitude Response vs. Frequency
• Log Magnitude vs. Frequency
• Phase Response vs. Frequency
• Group Delay vs. Frequency
• Impulse Response vs. Time (per sample)
• Step Response vs. Time (per sample)
• Pole and Zero Locations (IIR only)

12.6 Real-Time Operating Systems

Real-Time Operating System (RTOS) solutions for the dsPIC30F product family provide the necessary function calls and operating system routines to enable you to write efficient C and/or assembly code for multi-tasking applications. RTOS is especially suited for applications where program, and, more importantly, data memory resources, are limited. Configurable and optimized kernels support various RTOS application requirements.

The dsPIC30F RTOS solutions are three-tiered:
• CMX-RTX™ full-featured fully-preemptive multitasking RTOS
• CMX-Tiny+™ fully-preemptive scaled-down version of CMX-RTX
• CMX-Scheduler™ fully-preemptive, multitasking, mini RTOS (FREE)

12.6.1 CMX-RTX™

In some cases, well-structured linear programming is sufficient for a product. However, in most cases, programmers appreciate not having to worry about structuring their code to perform all necessary tasks in a timely manner. CMX-RTX helps by allowing tasks (pieces of code that do specific duties) to run quasi-concurrently. That is, tasks seem to run at the same time – doing many specific jobs simultaneously.

CMX-RTX takes the headaches out of real-time programming. The software lets the programmer concentrate on the overall application while it takes care of the details. CMX-RTX lets you finish projects faster and more efficiently.

Some real-time operating systems offer only cooperative scheduling, which means that the running task is required to call the scheduler to perform a task switch. Others offer time slicing in which each task runs for a given period of time and then must switch tasks, regardless of conditions. Still others claim to be fully preemptive, yet they do not allow any interrupt to cause a preemption. All of these models will fail at one point or another.
CMX-RTX allows a task of higher priority that is able to run (whether starting or resuming) to preempt the running task. The scheduler saves the context of the running (lower priority) task and restores the context of the higher priority task so that it is now running. A truly preemptive RTOS allows interrupts to cause an immediate task switch, which means that the interrupts now have the added ability of using the RTOS’s functions.

**FIGURE 12-3: CMX-RTX CONFIGURATION MANAGER**

Key features of the CMX-RTX™ for dsPIC30F include:
- The smallest footprint
- The fastest context switch times
- The lowest interrupt latency times
- True preemption
- Scheduler and interrupt handler written in assembly for speed and code-size optimization
- Optional cooperative and time-slicing scheduling
- Nested interrupts
- All functions contained in a library
- Interrupt-callable functions
- Scalability
- Free source code provided
- Integrated with CMX-MicroNet™ for optional networking connectivity

**FIGURE 12-4: CMX-TINY+ CONFIGURATION MANAGER**

12.6.2 CMX-TINY+™

CMX-Tiny+ is a compact, real-time operating system that allows tasks to run quasi-concurrently, seeming to process multiple jobs simultaneously. CMX-Tiny+ has been especially designed to offer such a small Flash/RAM footprint that it can be used with only the on-board Flash/RAM of the dsPIC30F as a single-chip solution. Based upon a scaled-down version of the popular CMX-RTX, CMX-Tiny+ retains most of the power of CMX-RTX, including its more frequently used functions.

Like its larger counterpart, CMX-Tiny+ takes the headaches out of real-time programming. The software lets the programmer concentrate on the overall embedded application while taking care of the real-time program details. The result is projects that are finished faster and more efficiently.

CMX-Tiny+ allows a task of higher priority that is ready to run (whether starting or resuming) to preempt the running task. The scheduler saves the context of the running (lower priority) task and restores the context of the higher priority task so that it is now running. With CMX-Tiny+, an interrupt can immediately preempt the current task to ensure that a higher priority application condition is handled. In other words, CMX-Tiny+ gives interrupts the added capability of influencing the RTOS.
Key features of the CMX-Tiny+™ for dsPIC30F include:
- Extremely small Flash/RAM footprint
- Truly preemptive RTOS
- Low-Power mode supported
- Full source code with every purchase
- Free technical support and updates
- Low, economical pricing
- No royalties on shipped products
- Backward compatible with CMX-Scheduler™
- Integrated with CMX-MicroNet™ for optional networking connectivity

12.6.3 CMX-SCHEDULER™
CMX-Scheduler is the result of a special collaboration between CMX and Microchip. Available in object code only, CMX-Scheduler is available for FREE to embedded systems designers using the dsPIC microcontrollers. CMX-Scheduler is specially designed for developers whose designs do not require a full-blown RTOS and/or who are wondering if a kernel might help their application. The perfect entry-level kernel, CMX-Scheduler, is intuitive to use and easy to implement.

CMX-Scheduler offers many growth paths for future designs. User applications developed with the CMX-Scheduler kernel are upwardly compatible with the popular CMX-Tiny+™ or CMX-RTX™. CMX-Scheduler also is tightly integrated with the unique CMX-MicroNet™ TCP/IP stack for those applications that require networking connectivity.

CMX-Scheduler software and documentation is delivered in electronic format and is freely licensed for unlimited product usage on the dsPIC devices.

Key features of the CMX-Scheduler include:
- FREE for use on any dsPIC device
- Easy to learn and use
- Truly preemptive kernel
- Supports up to five tasks
- Fast performance
- Free bug fixes and updates
- No royalties on shipped products
- Compatible with CMX-Tiny+ and CMX-RTX
- Complete electronic documentation
- Integrated with CMX-MicroNet for optional networking connectivity

12.7 TCP/IP Stack (CMX-Micronet™)
CMX-Micronet is an embedded TCP/IP stack that is specifically designed for optimized use of Flash and RAM resources on dsPIC30F devices. The software runs directly on the dsPIC30F with no gateways or PCs required. The stack can be run in Stand-Alone mode or work in conjunction with an RTOS. Using only industry standard protocols, CMX-MicroNet offers true TCP/IP networking via Direct, Dial Up or Ethernet connectivity and Wireless Ethernet (802.11b) as well.

Up to 127 sockets can be open at a time. They can be ethernet sockets and/or either PPP or SLIP sockets. PPP and SLIP cannot be used at the same time. An HTTP Web server, FTP server, SMTP client and DHCP client are also available. The RS-232 link, if used, can either be a direct cable link or through a modem.

Key features of CMX-MicroNet include:
- Tested and proven with hundreds of design wins around the world
- Extremely small Flash/RAM requirements
- Software solution does not require additional processor
- Web pages may contain CGI calls and Server Side Includes
- FTP files, including new firmware
- Send e-mail
- Can serve up Java applets
- No proprietary protocols
- Runs stand-alone or with any RTOS
- Economical one-time fee
- Full source code provided
- No royalties on shipped products
- Excellent documentation and support

FIGURE 12-5: CMX-MICRONET USER INTERFACE
### Supported Protocols
- TCP
- PPP
- UDP
- SLIP
- IP
- HTTP Web Server
- DHCP
- FTP
- TFTP
- SMTP

### Connectivity
- Ethernet
- Wireless Ethernet
- Dial Up
- Direct

### Memory Requirements

#### Flash
- UDP/IP + core 4470 bytes
- TCP/IP + core 7827 bytes
- UDP/TCP/IP + core 8685 bytes
- PPP 6681 bytes
- Modem 447 bytes
- HTTP Server 3888 bytes
- Virtual File 885 bytes
- Ethernet 2652 bytes
- DHCP Client 2202 bytes
- FTP Server 3657 bytes
- TFTP Client 723 bytes
- BOOTP 684 bytes
- SMTP 1918 bytes
- Utility 1314 bytes

#### RAM (not including buffer sizes)
- UDP/SLIP 56 bytes
- TCP/HTTP/PPP 304 bytes
- Ethernet 38 bytes

### 12.8 Soft Modem Application Library
Microchip offers V.22/V.22bis (1200/2400 bps) and V.32/V.32bis (9600/14400 bps) ITU-T specifications to support a range of "connected" applications.

Applications that will benefit from these modem specifications include:
- Internet-enabled home security systems
- Internet-connected power, gas and water meters
- Internet-connected vending machines
- Smart Appliances
- Industrial Monitoring
- POS Terminals
- Set Top Boxes
- Drop Boxes
- Fire Panels

The ITU-T specification modules are written in C and Assembly language, yielding optimal performance. Some specific dsPIC30F hardware peripherals and key transmitter and receiver filtering routines use assembly language to optimize code size and execution time.

Electronic documentation accompanies the modem library to help you become familiar with and implement the library functions.

### 12.9 CAN Driver Library
Microchip offers a CAN driver library that supports the dsPIC30F CAN peripheral. Some of the CAN functions supported include:
- Initialize CAN Module
- Set CAN Operational Mode
- Set CAN Baud Rate
- Set CAN Mask
- Set CAN Filter
- Send CAN Message
- Receive CAN Message
- Abort CAN Sequence
- Provide error notification

All CAN driver routines are developed and optimized in dsPIC30F C language and are callable from C language. Support for the Microchip MPLAB C30 Compiler is provided.

Electronic documentation accompanies the CAN library to help you become familiar with and implement the library functions.

Vector Informatik GmbH, a dsPIC30F development partner, has created a dsPIC30F architecture version of their CANbedded® tool, along with various support utilities.
12.10 OSEK Operating Systems

The dsPIC30F product family supports Operating Systems for the OSEK/VDX vehicle software standard. The functionality of OSEK “Offene Systeme und deren Schnittstellen für die Elektronik im Kraftfahrzeug” (open systems and the corresponding interfaces for automotive electronics) is harmonized with VDX “Vehicle Distributed eXecutive” yielding OSEK/VDX.

Structured and modular RTOS software implementations are provided based on standardized interfaces and protocols. Structured and modular implementations provide for portability and extendability for distributed control units for vehicles.

Microchip also provides Internal and External CAN driver support. The physical layer is integrated into the communication controller’s hardware and is not covered by the OSEK specifications.

Vector Informatik GmbH has created a dsPIC30F architecture version of their osCAN® operating system, along with various support utilities.
13.0 dsPIC30F HARDWARE DEVELOPMENT BOARDS

Microchip provides several hardware development boards that help you quickly prototype and validate key design requirements. Each board features key dsPIC30F peripherals and supports Microchip’s MPLAB In-Circuit Debugger (ICD 2) tool for cost effective debugging and programming of the dsPIC30F device. These boards are shown in Table 13-1.

### TABLE 13-1: HARDWARE DEVELOPMENT BOARDS

<table>
<thead>
<tr>
<th>Development Tool</th>
<th>Description</th>
<th>Part #</th>
<th>From</th>
<th>List Price*</th>
</tr>
</thead>
<tbody>
<tr>
<td>80-Pin Starter Demo Board (see 13.1)</td>
<td>dsPICDEM 80-pin Starter Demonstration Board dsPIC30F6014A General Purpose device</td>
<td>DM300019</td>
<td>Microchip</td>
<td>$79.99</td>
</tr>
<tr>
<td>28-Pin Starter Demo Board (see 13-2)</td>
<td>dsPICDEM Starter Demonstration Board with 28-pin dsPIC30F2010 Motor Control device</td>
<td>DM300017</td>
<td>Microchip</td>
<td>$79</td>
</tr>
<tr>
<td>General Purpose Development (see 13.3)</td>
<td>dsPICDEM™ 1.1 Development Board for 80L TQFP devices</td>
<td>DM300014</td>
<td>Microchip</td>
<td>$299</td>
</tr>
<tr>
<td>Motor Control and Power Conversion Development (see 13.4)</td>
<td>dsPICDEM MC1 Motor Control Development Board</td>
<td>DM300020</td>
<td>Microchip</td>
<td>$300</td>
</tr>
<tr>
<td></td>
<td>dsPICDEM MC1H 3-Phase High-Voltage Power Module</td>
<td>DM300021</td>
<td>Microchip</td>
<td>$800</td>
</tr>
<tr>
<td></td>
<td>3-Phase ACIM High-Voltage Motor (208/460V)</td>
<td>AC300021</td>
<td>Microchip</td>
<td>$120</td>
</tr>
<tr>
<td></td>
<td>dsPICDEM MC1L 3-Phase Low-Voltage Power Module</td>
<td>DM300022</td>
<td>Microchip</td>
<td>$700</td>
</tr>
<tr>
<td></td>
<td>3-Phase BLDC Low-Voltage Motor (24V)</td>
<td>AC300020</td>
<td>Microchip</td>
<td>$120</td>
</tr>
<tr>
<td>Connectivity Development (see 13.5)</td>
<td>dsPICDEM.net™ 1 with FCC/JATE and Ethernet NIC support (Global compliant)</td>
<td>DM300004-1</td>
<td>Microchip</td>
<td>$389</td>
</tr>
<tr>
<td></td>
<td>dsPICDEM.net 2 with PSTN and Ethernet NIC support (Global compliant)</td>
<td>DM300004-2</td>
<td>Microchip</td>
<td>$389</td>
</tr>
<tr>
<td>Plug-in Samples (see 13.6)</td>
<td>Daughter PC board with 80-pin dsPIC30F6010 motor control MCU sample. Easy to plug in and remove from development board.</td>
<td>MA300013</td>
<td>Microchip</td>
<td>$25</td>
</tr>
<tr>
<td></td>
<td>Daughter PC board with 80-pin dsPIC30F6014A general purpose MCU sample. Easy to plug in and remove from development board.</td>
<td>MA300014</td>
<td>Microchip</td>
<td>$25</td>
</tr>
</tbody>
</table>

*Prices are subject to change without notice.
13.1 dsPICDEM™ 80-Pin Starter Development Board

This development board offers a very economical way to evaluate both the dsPIC30F and dsPIC33F General Purpose and Motor Control Family devices. This board is an ideal prototyping tool to help you quickly develop and validate key design requirements.

Some key features and attributes of the dsPICDEM 80-Pin Starter Development Board include:

- Includes an 80-pin dsPIC30F6014A plug-in module (MA300014)
- Power input from 9V supply
- Selectable voltage regulator outputs of 5V and 3.3V
- LEDs, switches, potentiometer, UART interface
- A/D input filter circuit for speech band signal input
- On-board DAC and filter for speech band signal output
- Circuit prototyping area
- Assembly language demonstration program and tutorial
- Can accommodate 80-pin dsPIC30F6010 plug-in module (MA300013)
- Can accommodate 100 to 80-pin adapter dsPIC33F plug-in module (MA330012)

**FIGURE 13-1: dsPICDEM™ 80-PIN STARTER DEVELOPMENT BOARD**

13.2 dsPICEM 28-Pin Starter Demo Board

The dsPICDEM 28-Pin Starter Demo Board is a development kit and evaluation tool for the dsPIC30F2010 High-Performance Digital Signal Controller. The following items comprise the dsPICDEM 28-Pin Starter Demo Board Development Kit:

- The dsPICDEM 28-Pin Starter Demo Board
- A preprogrammed dsPIC30F2010 device
- The dsPICDEM 28-Pin Starter Demo Board CD-ROM containing this manual, dsPIC30F documentation and demonstration program code

The dsPICDEM 28-Pin Starter Demo Board is a simple tool that allows you to begin development with dsPIC30F devices.

Development board power includes an on-board +5V regulator for VDD and AVDD with direct input from 9V AC or DC wall adapter, a 9V DC power source input jack for the development board and a LED power-on indicator.

MPLAB ICD 2 Connections include an MPLAB ICD 2 programming connector and pad locations for 28-pin SOIC or SDIP packages. Also included are a single RS-232 communication channel, 7.37 MHz crystal for dsPIC device clocking, and two crystal locations on the board to support either SDIP or SOIC packages.

Other features include:

- Reset push button for resetting the dsPIC device
- LED connected to pin RD0 for status indicator
- All device I/O pins are brought out to a header for test point and prototyping access
- Prototype area for user hardware

**FIGURE 13-2: dsPICDEM 28-PIN STARTER DEMO BOARD**
13.3 dsPICDEM 1.1 Development Board

The dsPICDEM 1.1 Development Board is a low cost development tool that lets you familiarize yourself with the dsPIC30F 16-bit architecture, high performance peripherals and powerful instruction set. This development board is an ideal prototyping tool to help you quickly develop and validate key design requirements.

Some key features and attributes of the dsPICDEM 1.1 development board include:

- Supports dsPIC30F6014A device
- CAN communication channel
- RS-232 and RS-485 communication channels
- Voice band codec interface with line in/out jacks
- In-Circuit Debugger interface (MPLAB ICD 2)
- ICE 4000 Emulator interface
- Microchip temperature sensor
- Microchip Digital Potentiometer
- 122x32 Dot Addressable LCD
- General purpose prototyping area
- Various LEDs, switches and potentiometers

The general purpose development board is shipped with a 9V power supply, RS-232 I/O cable, preprogrammed dsPIC30F device, example software and appropriate documentation to enable you to exercise the development board demonstration programs.

FIGURE 13-3: dsPICDEM 1.1 DEVELOPMENT BOARD

13.4 Motor Control Development Board

The dsPIC30F Motor Control Development Board provides three main components for quick prototyping and validation of BLDC, PMAC and ACIM applications:

- dsPIC30F Motor Control Main Board
- 3-phase Low-Voltage Power module
- 3-phase High-Voltage Power module

The main control board supports the dsPIC30F6010 device, various peripheral interfaces and a custom interface header system, which allows different motor power modules to be connected to the PCB. The control board also has connectors for mechanical position sensors, such as incremental rotary encoders and Hall effect sensors, and a breadboard area for custom circuits. The main control board receives its power from a standard plug-in transformer.

The Low-Voltage Power module is optimized for 3-phase motor applications that require a DC bus voltage less than 50 volts and can deliver up to 400 watts power output. The 3-phase Low-Voltage Power module is intended to power BLDC and PMAC motors.

The High-Voltage Power module is optimized for 3-phase motor applications that require DC bus voltages up to 400 volts and can deliver up to 1 Kw power output. The high-voltage module has an active power factor correction circuit that is controlled by the dsPIC30F device. This power module is intended for AC induction motor and power inverter applications.

Both power modules have automatic Fault protection and the high-voltage module is electrically isolated from the control interface. Both power module boards provide pre-conditioned voltage and current signals to the main control board. All position feedback devices that are isolated from the motor control circuitry, such as incremental encoders, Hall effect sensors or tachometer sensors, can be directly connected to the main control board. Both modules are equipped with motor braking circuits.

Some key features and attributes of the motor control main development board are:

- dsPIC30F Motor Control Main Board supporting the dsPIC30F6010A
- RS-232 and RS-485 interface channels
- 2x16 LCD
- In-Circuit Debugger interface (MPLAB ICD 2)
- ICE 4000 Emulator interface
- General purpose prototyping area
- Custom interface header system
- Various LEDs, switches and potentiometers

© 2005 Microchip Technology Inc.
The motor control development system is shipped with a 9V power supply for the control board, RS-232 I/O cable, pre-programmed dsPIC30F device, example software and documentation that allows you to exercise the development board demo programs. A list of motors that are compatible with the development system is also provided to facilitate rapid evaluation.

### 13.5 dsPICDEM.net™ Connectivity Development Board

The dsPICDEM.net Connectivity Development Board provides you with a basic platform for developing and evaluating various connectivity solutions, implementing TCP/IP protocol layers, combined with V.32/V.32bis and V.22/V.22bis ITU-T specifications over PSTN or Ethernet communication channels.

Some key features and attributes of the dsPICDEM.net development board are:

- Supports dsPIC30F6014A device
- 10-Base T Ethernet support
- PSTN interface with DAA/AFE
- RS-232 and RS-485 communication channels

The connectivity development board is shipped with a 9V power supply, RS-232 I/O cable, pre-programmed dsPIC30F devices with example connectivity software and appropriate documentation to enable you to exercise the development board connectivity demo program.

### 13.6 Plug-in Modules

The various dsPIC30F development boards may use the plug-in modules for the dsPIC30F silicon devices. Since the boards support the ICE 4000 Emulator Device Adapter through the use of header pins on the PCB, they also are used to provide flexibility for the replacement of the dsPIC30F silicon. There are presently two different plug-in sample types that support the 80-pin TQFP package types, for general purpose (dsPIC30F6014A) and motor control dsPIC30F6010A samples. The use of plug-in samples is considered to be an interim development board mechanization.
APPENDIX A: DEVICE I/O PINOUTS AND FUNCTIONS FOR GENERAL PURPOSE AND SENSOR FAMILY

Table A-1 provides a brief description of device I/O pinouts and functions that can be multiplexed to a port pin. Multiple functions may exist on one port pin. When multiplexing occurs, the peripheral module’s functional requirements may force an override of the data direction of the port pin.

### TABLE A-1: PINOUT I/O DESCRIPTIONS

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Type</th>
<th>Input Buffer Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AN0-AN15</td>
<td>I</td>
<td>Analog</td>
<td>Analog input channels. AN0 and AN1 are also used for device programming data and clock inputs, respectively.</td>
</tr>
<tr>
<td>AVDD</td>
<td>P</td>
<td>P</td>
<td>Positive supply for Analog module.</td>
</tr>
<tr>
<td>AVSS</td>
<td>P</td>
<td>P</td>
<td>Ground reference for Analog module.</td>
</tr>
<tr>
<td>CLKI</td>
<td>I</td>
<td>ST/CMOS</td>
<td>External clock source input. Always associated with OSC1 pin function.</td>
</tr>
<tr>
<td>CLKO</td>
<td>O</td>
<td>—</td>
<td>Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.</td>
</tr>
<tr>
<td>CN0-CN23</td>
<td>I</td>
<td>ST</td>
<td>Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.</td>
</tr>
<tr>
<td>COFS</td>
<td>I/O</td>
<td>ST</td>
<td>Data Converter Interface frame synchronization pin.</td>
</tr>
<tr>
<td>CSCK</td>
<td>I/O</td>
<td>ST</td>
<td>Data Converter Interface serial clock input/output pin.</td>
</tr>
<tr>
<td>CSDI</td>
<td>I</td>
<td>ST</td>
<td>Data Converter Interface serial data input pin.</td>
</tr>
<tr>
<td>CSDO</td>
<td>O</td>
<td>—</td>
<td>Data Converter Interface serial data output pin.</td>
</tr>
<tr>
<td>C1RX</td>
<td>I</td>
<td>ST</td>
<td>CAN1 bus receive pin.</td>
</tr>
<tr>
<td>C1TX</td>
<td>O</td>
<td>—</td>
<td>CAN1 bus transmit pin.</td>
</tr>
<tr>
<td>C2RX</td>
<td>I</td>
<td>ST</td>
<td>CAN2 bus receive pin.</td>
</tr>
<tr>
<td>C2TX</td>
<td>O</td>
<td>—</td>
<td>CAN2 bus transmit pin.</td>
</tr>
<tr>
<td>EMUD</td>
<td>I/O</td>
<td>ST</td>
<td>Primary data I/O pin for ICD Communication Channel.</td>
</tr>
<tr>
<td>EMUC</td>
<td>I</td>
<td>ST</td>
<td>Primary clock input pin for ICD Communication Channel.</td>
</tr>
<tr>
<td>EMUD1</td>
<td>I/O</td>
<td>ST</td>
<td>Alternate 1 data I/O pin for ICD Communication Channel.</td>
</tr>
<tr>
<td>EMUC1</td>
<td>I</td>
<td>ST</td>
<td>Alternate 1 clock input pin for ICD Communication Channel.</td>
</tr>
<tr>
<td>EMUD2</td>
<td>I/O</td>
<td>ST</td>
<td>Alternate 2 data I/O pin for ICD Communication Channel.</td>
</tr>
<tr>
<td>EMUC2</td>
<td>I</td>
<td>ST</td>
<td>Alternate 2 clock input pin for ICD Communication Channel.</td>
</tr>
<tr>
<td>EMUD3</td>
<td>I/O</td>
<td>ST</td>
<td>Alternate 3 data I/O pin for ICD Communication Channel.</td>
</tr>
<tr>
<td>EMUC3</td>
<td>I</td>
<td>ST</td>
<td>Alternate 3 clock input pin for ICD Communication Channel.</td>
</tr>
<tr>
<td>IC1-IC8</td>
<td>I</td>
<td>ST</td>
<td>Capture inputs 1 through 8.</td>
</tr>
<tr>
<td>INT0</td>
<td>I</td>
<td>ST</td>
<td>External interrupt 0.</td>
</tr>
<tr>
<td>INT1</td>
<td>I</td>
<td>ST</td>
<td>External interrupt 1.</td>
</tr>
<tr>
<td>INT2</td>
<td>I</td>
<td>ST</td>
<td>External interrupt 2.</td>
</tr>
<tr>
<td>INT3</td>
<td>I</td>
<td>ST</td>
<td>External interrupt 3.</td>
</tr>
<tr>
<td>LVDIN</td>
<td>I</td>
<td>Analog</td>
<td>Low Voltage Detect input.</td>
</tr>
<tr>
<td>MCLR</td>
<td>I/P</td>
<td>ST</td>
<td>Master Clear (Reset) input or programming voltage input. This pin is an active low Reset to the device.</td>
</tr>
<tr>
<td>OCFA</td>
<td>I</td>
<td>ST</td>
<td>Compare Fault A input (for Compare channels 1, 2, 3 and 4).</td>
</tr>
<tr>
<td>OCFB</td>
<td>I</td>
<td>ST</td>
<td>Compare Fault B input (for Compare channels 5, 6, 7 and 8).</td>
</tr>
<tr>
<td>OC1-OC8</td>
<td>O</td>
<td>—</td>
<td>Compare outputs 1 through 8.</td>
</tr>
<tr>
<td>OSC1</td>
<td>I</td>
<td>ST/CMOS</td>
<td>Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.</td>
</tr>
<tr>
<td>OSC2</td>
<td>I/O</td>
<td>—</td>
<td>Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.</td>
</tr>
</tbody>
</table>

Legend: CMOS = CMOS compatible input or output Analog = Analog input ST = Schmitt Trigger input with CMOS levels O = Output I = Input P = Power
### TABLE A-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Type</th>
<th>Input Buffer Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PGD</td>
<td>I/O</td>
<td>ST</td>
<td>In-Circuit Serial Programming data input/output pin.</td>
</tr>
<tr>
<td>PGC</td>
<td>I</td>
<td>ST</td>
<td>In-Circuit Serial Programming clock input pin.</td>
</tr>
<tr>
<td>RA6-RA7</td>
<td>I/O</td>
<td>ST</td>
<td>PORTA is a bidirectional I/O port.</td>
</tr>
<tr>
<td>RA9-RA10</td>
<td>I/O</td>
<td>ST</td>
<td>PORTC is a bidirectional I/O port.</td>
</tr>
<tr>
<td>RA12-RA15</td>
<td>I/O</td>
<td>ST</td>
<td>PORTD is a bidirectional I/O port.</td>
</tr>
<tr>
<td>RB0-RB15</td>
<td>I/O</td>
<td>ST</td>
<td>PORTF is a bidirectional I/O port.</td>
</tr>
<tr>
<td>RC1-RC4</td>
<td>I/O</td>
<td>ST</td>
<td>PORTG is a bidirectional I/O port.</td>
</tr>
<tr>
<td>RC13-RC15</td>
<td>I/O</td>
<td>ST</td>
<td>PORTH is a bidirectional I/O port.</td>
</tr>
<tr>
<td>RD0-RD15</td>
<td>I/O</td>
<td>ST</td>
<td>Synchronous serial clock input/output for SPI1.</td>
</tr>
<tr>
<td>RF0-RF8</td>
<td>I/O</td>
<td>ST</td>
<td>SPI1 Data In.</td>
</tr>
<tr>
<td>RG0-RG3</td>
<td>I/O</td>
<td>ST</td>
<td>SPI1 Data Out.</td>
</tr>
<tr>
<td>RG6-RG9</td>
<td>I/O</td>
<td>ST</td>
<td>SPI1 Slave Synchronization.</td>
</tr>
<tr>
<td>RG12-RG15</td>
<td>I/O</td>
<td>ST</td>
<td>Synchronous serial clock input/output for SPI2.</td>
</tr>
<tr>
<td>SCK1</td>
<td>I/O</td>
<td>ST</td>
<td>SPI2 Data In.</td>
</tr>
<tr>
<td>SDI1</td>
<td>I</td>
<td>ST</td>
<td>SPI2 Data Out.</td>
</tr>
<tr>
<td>SDO1</td>
<td>O</td>
<td>—</td>
<td>SPI2 Slave Synchronization.</td>
</tr>
<tr>
<td>SST</td>
<td>I/O</td>
<td>ST</td>
<td>Synchronous serial clock input/output for I^2C.</td>
</tr>
<tr>
<td>SCK2</td>
<td>I/O</td>
<td>ST</td>
<td>Synchronous serial data input/output for I^2C.</td>
</tr>
<tr>
<td>SDI2</td>
<td>I</td>
<td>ST</td>
<td>32 kHz low-power oscillator crystal input; CMOS otherwise.</td>
</tr>
<tr>
<td>SDO2</td>
<td>O</td>
<td>—</td>
<td>32 kHz low-power oscillator crystal output.</td>
</tr>
<tr>
<td>SS2</td>
<td>I</td>
<td>ST</td>
<td>Timer1 external clock input.</td>
</tr>
<tr>
<td>SCL</td>
<td>I/O</td>
<td>ST</td>
<td>Timer2 external clock input.</td>
</tr>
<tr>
<td>SDA</td>
<td>I/O</td>
<td>ST</td>
<td>Timer3 external clock input.</td>
</tr>
<tr>
<td>SOSCI</td>
<td>I</td>
<td>ST/CMOS</td>
<td>Timer4 external clock input.</td>
</tr>
<tr>
<td>SOSCO</td>
<td>O</td>
<td>—</td>
<td>Timer5 external clock input.</td>
</tr>
<tr>
<td>T1CK</td>
<td>I</td>
<td>ST</td>
<td>UART1 Receive.</td>
</tr>
<tr>
<td>T2CK</td>
<td>I</td>
<td>ST</td>
<td>UART1 Transmit.</td>
</tr>
<tr>
<td>T3CK</td>
<td>I</td>
<td>ST</td>
<td>UART1 Alternate Receive.</td>
</tr>
<tr>
<td>T4CK</td>
<td>I</td>
<td>ST</td>
<td>UART1 Alternate Transmit.</td>
</tr>
<tr>
<td>T5CK</td>
<td>I</td>
<td>ST</td>
<td>UART2 Receive.</td>
</tr>
<tr>
<td>U1RX</td>
<td>I</td>
<td>ST</td>
<td>UART2 Transmit.</td>
</tr>
<tr>
<td>U1TX</td>
<td>O</td>
<td>—</td>
<td>Analog Voltage Reference (High) input.</td>
</tr>
<tr>
<td>U1ARX</td>
<td>I</td>
<td>ST</td>
<td>Analog Voltage Reference (Low) input.</td>
</tr>
<tr>
<td>U1ATX</td>
<td>O</td>
<td>—</td>
<td>ST = Schmitt Trigger input with CMOS levels O = Output I = Input P = Power</td>
</tr>
<tr>
<td>U2RX</td>
<td>I</td>
<td>ST</td>
<td>Analog Voltage Reference (High) input.</td>
</tr>
<tr>
<td>U2TX</td>
<td>O</td>
<td>—</td>
<td>Analog Voltage Reference (Low) input.</td>
</tr>
<tr>
<td>VDD</td>
<td>P</td>
<td>—</td>
<td>Positive supply for logic and I/O pins.</td>
</tr>
<tr>
<td>VSS</td>
<td>P</td>
<td>—</td>
<td>Ground reference for logic and I/O pins.</td>
</tr>
<tr>
<td>VREF+</td>
<td>I</td>
<td>Analog</td>
<td>CMOS = CMOS compatible input or output Analog = Analog input</td>
</tr>
<tr>
<td>VREF-</td>
<td>I</td>
<td>Analog</td>
<td>ST = Schmitt Trigger input with CMOS levels O = Output I = Input P = Power</td>
</tr>
</tbody>
</table>
Pin Diagrams

18-Pin PDIP and SOIC

MCLR 18  AVdd
AN0/VREF+/CN2/RB0 17  AVss
AN1/VREF-/CN3/RB1 16  AN6/SCK1/INT0/OCFA/RB6
AN2/SST/LVDIN/CN4/RB2 15  EMUD2/AN7/OC2/IC2/RB7
AN3/CN5/RB3 14  Vdd
OSC1/CLKI 13  Vss
EMUD2/AN7/OC2/IC2/RB7 12  PGD/EMUD/AN4/UI1TX/SDO1/SCL/CN6/RB4
EMUC1/OSCOC/T1CK/UI1ARX/CN0/RC14 11  EMUC2/OC1/IC1/INT1/RD0
EMUC3/AN1/VREF-/CN3/RB1 10  PGD/EMUD/AN4/UI1TX/SDO1/SCL/CN6/RB4
AN2/SST/LVDIN/CN4/RB2 9  EMUC1/OSCOC/T1CK/UI1ARX/CN0/RC14
EMUD3/AN0/VREF+/CN2/RB0 8  MCLR

28-Pin PDIP and SOIC

MCLR 28  AVdd
EMUD3/AN0/VREF+/CN2/RB0 27  AVss
EMUC3/AN1/VREF-/CN3/RB1 26  AN6/OFFA/RB6
AN2/SST/LVDIN/CN4/RB2 25  EMUD2/AN7/OC2/IC2/RB7
AN3/CN5/RB3 24  AN8/OC1/RB8
AN4/CN6/RB4 23  AN9/OC2/RB9
AN5/CN7/RB5 22  CN17/RF4
Vss 21  CN18/RF5
OSC1/CLKI 20  Vdd
EMUD2/AN7/OC2/IC2/RB7 19  Vss
EMUC3/AN1/VREF-/CN3/RB1 18  MCLR
AN2/SST/LVDIN/CN4/RB2 17  PGD/EMUD/AN4/UI1TX/SDO1/SCL/RB3
EMUC1/OSCOC/T1CK/UI1ARX/CN0/RC14 16  SCK1/INT0/RF6
IC2/INT2/RD0 15  EMUC2/IC1/INT1/RD8

28-Pin SDIP and SOIC

MCLR 28  AVdd
EMUD3/AN0/VREF+/CN2/RB0 27  AVss
EMUC3/AN1/VREF-/CN3/RB1 26  AN6/OFFA/RB6
AN2/SST/LVDIN/CN4/RB2 25  EMUD2/AN7/OC2/IC2/RB7
AN3/CN5/RB3 24  AN8/OC1/RB8
AN4/CN6/RB4 23  AN9/OC2/RB9
AN5/CN7/RB5 22  CN17/RF4
Vss 21  CN18/RF5
OSC1/CLKI 20  Vdd
EMUD2/AN7/OC2/IC2/RB7 19  Vss
EMUC3/AN1/VREF-/CN3/RB1 18  MCLR
AN2/SST/LVDIN/CN4/RB2 17  PGD/EMUD/AN4/UI1TX/SDO1/SCL/RB3
EMUC1/OSCOC/T1CK/UI1ARX/CN0/RC14 16  SCK1/INT0/RF6
IC2/INT2/RD0 15  EMUC2/IC1/INT1/RD8
Pin Diagrams (Continued)

40-Pin PDIP

40-Pin PDIP
dsPIC30F Pin Diagrams (Continued)

64-Pin TQFP

dsPIC30F6011A
dsPIC30F

Pin Diagrams (Continued)

64-Pin TQFP

dsPIC30F6012A
Pin Diagrams (Continued)
Pin Diagrams (Continued)

64-Pin TQFP

* This device is not recommended for new designs. See dsPIC30F6011A.
* This device is not recommended for new designs. See dsPIC30F6012A.
Pin Diagrams (Continued)

80-Pin TQFP

dsPIC30F6013*

* This device is not recommended for new designs. See dsPIC30F6013A.
Pin Diagrams (Continued)

80-Pin TQFP

* This device is not recommended for new designs. See dsPIC30F6014A.
**APPENDIX B: DEVICE I/O PINOUTS AND FUNCTIONS FOR MOTOR CONTROL FAMILY**

Table B-1 provides a brief description of device I/O pinouts and the functions that may be multiplexed to a port pin. Multiple functions may exist on one port pin. When multiplexing occurs, the peripheral module's functional requirements may force an override of the data direction of the port pin.

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Type</th>
<th>Buffer Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AN0-AN15</td>
<td>I</td>
<td>Analog</td>
<td>Analog input channels. AN0 and AN1 are also used for device programming data and clock inputs, respectively.</td>
</tr>
<tr>
<td>AVDD</td>
<td>P</td>
<td>P</td>
<td>Positive supply for Analog module.</td>
</tr>
<tr>
<td>AVSS</td>
<td>P</td>
<td>P</td>
<td>Ground reference for Analog module.</td>
</tr>
<tr>
<td>CLKI</td>
<td>I</td>
<td>ST/CMOS</td>
<td>External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.</td>
</tr>
<tr>
<td>CLKO</td>
<td>O</td>
<td>—</td>
<td>Oscillator Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.</td>
</tr>
<tr>
<td>CN0-CN23</td>
<td>I</td>
<td>ST</td>
<td>Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.</td>
</tr>
<tr>
<td>COFS</td>
<td>I/O</td>
<td>ST</td>
<td>Data Converter Interface frame synchronization pin.</td>
</tr>
<tr>
<td>CSCK</td>
<td>I/O</td>
<td>ST</td>
<td>Data Converter Interface serial clock input/output pin.</td>
</tr>
<tr>
<td>CSDI</td>
<td>I</td>
<td>ST</td>
<td>Data Converter Interface serial data input pin.</td>
</tr>
<tr>
<td>CSDO</td>
<td>O</td>
<td>—</td>
<td>Data Converter Interface serial data output pin.</td>
</tr>
<tr>
<td>C1RX</td>
<td>I</td>
<td>ST</td>
<td>CAN1 bus receive pin.</td>
</tr>
<tr>
<td>C1TX</td>
<td>O</td>
<td>—</td>
<td>CAN1 bus transmit pin.</td>
</tr>
<tr>
<td>C2RX</td>
<td>I</td>
<td>ST</td>
<td>CAN2 bus receive pin.</td>
</tr>
<tr>
<td>C2TX</td>
<td>O</td>
<td>—</td>
<td>CAN2 bus transmit pin.</td>
</tr>
<tr>
<td>EMUD</td>
<td>I/O</td>
<td>ST</td>
<td>Primary data I/O pin for ICD Communication Channel.</td>
</tr>
<tr>
<td>EMUC</td>
<td>I</td>
<td>ST</td>
<td>Primary clock input pin for ICD Communication Channel.</td>
</tr>
<tr>
<td>EMUD1</td>
<td>I/O</td>
<td>ST</td>
<td>Alternate 1 data I/O pin for ICD Communication Channel.</td>
</tr>
<tr>
<td>EMUC1</td>
<td>I</td>
<td>ST</td>
<td>Alternate 1 clock input pin for ICD Communication Channel.</td>
</tr>
<tr>
<td>EMUD2</td>
<td>I/O</td>
<td>ST</td>
<td>Alternate 2 data I/O pin for ICD Communication Channel.</td>
</tr>
<tr>
<td>EMUC2</td>
<td>I</td>
<td>ST</td>
<td>Alternate 2 clock input pin for ICD Communication Channel.</td>
</tr>
<tr>
<td>EMUD3</td>
<td>I/O</td>
<td>ST</td>
<td>Alternate 3 data I/O pin for ICD Communication Channel.</td>
</tr>
<tr>
<td>EMUC3</td>
<td>I</td>
<td>ST</td>
<td>Alternate 3 clock input pin for ICD Communication Channel.</td>
</tr>
<tr>
<td>IC1-IC8</td>
<td>I</td>
<td>ST</td>
<td>Capture inputs 1 through 8.</td>
</tr>
<tr>
<td>INDX</td>
<td>I</td>
<td>ST</td>
<td>Quadrature Encoder Index Pulse input.</td>
</tr>
<tr>
<td>QEA</td>
<td></td>
<td>ST</td>
<td>Quadrature Encoder Phase A input in QEI mode.</td>
</tr>
<tr>
<td>QEB</td>
<td>I</td>
<td>ST</td>
<td>Auxiliary Timer External Clock/Gate input in Timer mode.</td>
</tr>
<tr>
<td>UPDN</td>
<td>O</td>
<td>CMOS</td>
<td>Auxiliary Timer External Clock/Gate input in Timer mode.</td>
</tr>
<tr>
<td>INT0</td>
<td>I</td>
<td>ST</td>
<td>External interrupt 0.</td>
</tr>
<tr>
<td>INT1</td>
<td>I</td>
<td>ST</td>
<td>External interrupt 1.</td>
</tr>
<tr>
<td>INT2</td>
<td>I</td>
<td>ST</td>
<td>External interrupt 2.</td>
</tr>
<tr>
<td>INT3</td>
<td>I</td>
<td>ST</td>
<td>External interrupt 3.</td>
</tr>
<tr>
<td>LVDIN</td>
<td>I</td>
<td>Analog</td>
<td>Low Voltage Detect Reference Voltage Input pin.</td>
</tr>
</tbody>
</table>

**Legend:**
- **CMOS = CMOS compatible input or output**
- **Analog = Analog input**
- **ST = Schmitt Trigger input with CMOS levels**
- **O = Output**
- **I = Input**
- **P = Power**
### TABLE B-1: PINOUT I/O DESCRIPTIONS FOR MOTOR CONTROL FAMILY (CONTINUED)

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Type</th>
<th>Buffer Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FLTA</td>
<td>I</td>
<td>ST</td>
<td>PWM Fault A input.</td>
</tr>
<tr>
<td>FLT B</td>
<td>I</td>
<td>ST</td>
<td>PWM Fault B input.</td>
</tr>
<tr>
<td>PWM1L</td>
<td>O</td>
<td>—</td>
<td>PWM 1 Low output.</td>
</tr>
<tr>
<td>PWM1H</td>
<td>O</td>
<td>—</td>
<td>PWM 1 High output.</td>
</tr>
<tr>
<td>PWM2L</td>
<td>O</td>
<td>—</td>
<td>PWM 2 Low output.</td>
</tr>
<tr>
<td>PWM2H</td>
<td>O</td>
<td>—</td>
<td>PWM 2 High output.</td>
</tr>
<tr>
<td>PWM3L</td>
<td>O</td>
<td>—</td>
<td>PWM 3 Low output.</td>
</tr>
<tr>
<td>PWM3H</td>
<td>O</td>
<td>—</td>
<td>PWM 3 High output.</td>
</tr>
<tr>
<td>PWM4L</td>
<td>O</td>
<td>—</td>
<td>PWM 4 Low output.</td>
</tr>
<tr>
<td>PWM4H</td>
<td>O</td>
<td>—</td>
<td>PWM 4 High output.</td>
</tr>
<tr>
<td>MCLR</td>
<td>I/P</td>
<td>ST</td>
<td>Master Clear (Reset) input or programming voltage input. This pin is an active low Reset to the device.</td>
</tr>
<tr>
<td>OCFA</td>
<td>I</td>
<td>ST</td>
<td>Compare Fault A input (for Compare channels 1, 2, 3 and 4).</td>
</tr>
<tr>
<td>OCFB</td>
<td>I</td>
<td>ST</td>
<td>Compare Fault B input (for Compare channels 5, 6, 7 and 8).</td>
</tr>
<tr>
<td>OC1-OC8</td>
<td>O</td>
<td>—</td>
<td>Compare outputs 1 through 8.</td>
</tr>
<tr>
<td>OSC1</td>
<td>I</td>
<td>ST/C莫斯</td>
<td>Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.</td>
</tr>
<tr>
<td>OSC2</td>
<td>I/O</td>
<td>ST/Cmos</td>
<td>Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.</td>
</tr>
<tr>
<td>PG D</td>
<td>I/O</td>
<td>ST</td>
<td>In-Circuit Serial Programming data input/output pin.</td>
</tr>
<tr>
<td>PG C</td>
<td>I/O</td>
<td>ST</td>
<td>In-Circuit Serial Programming clock input pin.</td>
</tr>
<tr>
<td>RA9-RA10</td>
<td>I/O</td>
<td>ST</td>
<td>PORTA is a bidirectional I/O port.</td>
</tr>
<tr>
<td>RA14-RA15</td>
<td>I/O</td>
<td>ST</td>
<td>PORTB is a bidirectional I/O port.</td>
</tr>
<tr>
<td>RC1</td>
<td>I/O</td>
<td>ST</td>
<td>PORTC is a bidirectional I/O port.</td>
</tr>
<tr>
<td>RC3</td>
<td>I/O</td>
<td>ST</td>
<td>PORTD is a bidirectional I/O port.</td>
</tr>
<tr>
<td>RC13-RC15</td>
<td>I/O</td>
<td>ST</td>
<td>PORTE is a bidirectional I/O port.</td>
</tr>
<tr>
<td>RD0-RD15</td>
<td>I/O</td>
<td>ST</td>
<td>PORTF is a bidirectional I/O port.</td>
</tr>
<tr>
<td>RE0-RE9</td>
<td>I/O</td>
<td>ST</td>
<td>PORTG is a bidirectional I/O port.</td>
</tr>
<tr>
<td>RD0-RD15</td>
<td>I/O</td>
<td>ST</td>
<td>PORTD is a bidirectional I/O port.</td>
</tr>
<tr>
<td>SCK1</td>
<td>I/O</td>
<td>ST</td>
<td>Synchronous serial clock input/output for SPI1.</td>
</tr>
<tr>
<td>SD1I</td>
<td>I</td>
<td>ST</td>
<td>SPI1 Data In.</td>
</tr>
<tr>
<td>SD0I</td>
<td>O</td>
<td>—</td>
<td>SPI1 Data Out.</td>
</tr>
<tr>
<td>SS1</td>
<td>I</td>
<td>ST</td>
<td>SPI1 Slave Synchronization.</td>
</tr>
<tr>
<td>SCK2</td>
<td>I/O</td>
<td>ST</td>
<td>Synchronous serial clock input/output for SPI2.</td>
</tr>
<tr>
<td>SD12</td>
<td>I</td>
<td>ST</td>
<td>SPI2 Data In.</td>
</tr>
<tr>
<td>SD02</td>
<td>O</td>
<td>—</td>
<td>SPI2 Data Out.</td>
</tr>
<tr>
<td>SS2</td>
<td>I</td>
<td>ST</td>
<td>SPI2 Slave Synchronization.</td>
</tr>
<tr>
<td>SCL</td>
<td>I/O</td>
<td>ST</td>
<td>Synchronous serial clock input/output for I^2C.</td>
</tr>
<tr>
<td>SDA</td>
<td>I/O</td>
<td>ST</td>
<td>Synchronous serial data input/output for I^2C.</td>
</tr>
<tr>
<td>SOSCI</td>
<td>I</td>
<td>ST/C莫斯</td>
<td>32 kHz low-power oscillator crystal input; CMOS otherwise.</td>
</tr>
<tr>
<td>SOSCO</td>
<td>O</td>
<td>ST/C莫斯</td>
<td>32 kHz low-power oscillator crystal output.</td>
</tr>
<tr>
<td>T1CK</td>
<td>I</td>
<td>ST</td>
<td>Timer1 external clock input.</td>
</tr>
<tr>
<td>T2CK</td>
<td>I</td>
<td>ST</td>
<td>Timer2 external clock input.</td>
</tr>
<tr>
<td>T3CK</td>
<td>I</td>
<td>ST</td>
<td>Timer3 external clock input.</td>
</tr>
<tr>
<td>T4CK</td>
<td>I</td>
<td>ST</td>
<td>Timer4 external clock input.</td>
</tr>
<tr>
<td>T5CK</td>
<td>I</td>
<td>ST</td>
<td>Timer5 external clock input.</td>
</tr>
</tbody>
</table>

**Legend:** CMOS = CMOS compatible input or output Analog = Analog input
ST = Schmitt Trigger input with CMOS levels O = Output I = Input P = Power
### TABLE B-1: PINOUT I/O DESCRIPTIONS FOR MOTOR CONTROL FAMILY (CONTINUED)

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Type</th>
<th>Buffer Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>U1RX</td>
<td>I</td>
<td>ST</td>
<td>UART1 Receive.</td>
</tr>
<tr>
<td>U1TX</td>
<td>O</td>
<td>—</td>
<td>UART1 Transmit.</td>
</tr>
<tr>
<td>U1ARX</td>
<td>I</td>
<td>ST</td>
<td>UART1 Alternate Receive.</td>
</tr>
<tr>
<td>U1ATX</td>
<td>O</td>
<td>—</td>
<td>UART1 Alternate Transmit.</td>
</tr>
<tr>
<td>U2RX</td>
<td>I</td>
<td>ST</td>
<td>UART2 Receive.</td>
</tr>
<tr>
<td>U2TX</td>
<td>O</td>
<td>—</td>
<td>UART2 Transmit.</td>
</tr>
<tr>
<td>VDD</td>
<td>P</td>
<td>—</td>
<td>Positive supply for logic and I/O pins.</td>
</tr>
<tr>
<td>VSS</td>
<td>P</td>
<td>—</td>
<td>Ground reference for logic and I/O pins.</td>
</tr>
<tr>
<td>VREF+</td>
<td>I</td>
<td>Analog</td>
<td>Analog Voltage Reference (High) input.</td>
</tr>
<tr>
<td>VREF-</td>
<td>I</td>
<td>Analog</td>
<td>Analog Voltage Reference (Low) input.</td>
</tr>
</tbody>
</table>

**Legend:**  
CMOS = CMOS compatible input or output  
Analog = Analog input  
ST = Schmitt Trigger input with CMOS levels  
O = Output  
I = Input  
P = Power

### Pin Diagrams

**28-Pin PDIP and SOIC**

![28-Pin PDIP and SOIC Diagram]

**28-Pin PDIP and SOIC**

![28-Pin PDIP and SOIC Diagram]
Pin Diagrams (Continued)

40-Pin PDIP

```
40-Pin PDIP

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>MCLR</td>
</tr>
<tr>
<td>2-14</td>
<td>EMUD3/AN0/VREF+/-CN2/RB0</td>
</tr>
<tr>
<td>15-28</td>
<td>EMUC3/AN1/VREF-/-CN3/RB1</td>
</tr>
<tr>
<td>29-31</td>
<td>AN2/SST/LVDIN/CN4/RB2</td>
</tr>
</tbody>
</table>

Legend:
- AVdd: 40
- AVss: 39
- PWML1/RE0: 38
- PWML1/RE1: 37
- PWML2/RE2: 36
- PWML2/RE3: 35
- PWML2/RE4: 34
- PWML2/RE5: 33
- PWML2/RE6: 32
- PWML2/RE7: 31
- PWML2/RE8: 30
- PWML2/RE9: 29
- PWML2/RE10: 28
- PWML2/RE11: 27
- PWML2/RE12: 26
- PWML2/RE13: 25
- PWML2/RE14: 24
- PWML2/RE15: 23
- PWML2/RE16: 22
- PWML2/RE17: 21
- PWML2/RE18: 20
```

40-Pin PDIP

```
40-Pin PDIP

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>MCLR</td>
</tr>
<tr>
<td>2-14</td>
<td>EMUD3/AN0/VREF+/-CN2/RB0</td>
</tr>
<tr>
<td>15-28</td>
<td>EMUC3/AN1/VREF-/-CN3/RB1</td>
</tr>
<tr>
<td>29-31</td>
<td>AN2/SST/LVDIN/CN4/RB2</td>
</tr>
</tbody>
</table>

Legend:
- AVdd: 40
- AVss: 39
- PWML1/RE0: 38
- PWML1/RE1: 37
- PWML2/RE2: 36
- PWML2/RE3: 35
- PWML2/RE4: 34
- PWML2/RE5: 33
- PWML2/RE6: 32
- PWML2/RE7: 31
- PWML2/RE8: 30
- PWML2/RE9: 29
- PWML2/RE10: 28
- PWML2/RE11: 27
- PWML2/RE12: 26
- PWML2/RE13: 25
- PWML2/RE14: 24
- PWML2/RE15: 23
- PWML2/RE16: 22
- PWML2/RE17: 21
```
dsPIC30F

Pin Diagrams (Continued)

44-Pin TQFP

dsPIC30F4011

AN4/QEA/C7/CN6/RB4
AN5/QEB/C8/CN7/RB5
AN6/OCFA/RB6
AN7/RB7
AN8/RB8
NC
Vcc
Vss
OSCl/CLKI
OSCl/CLKI
EMUD1/SOSCI/T2CK/U1ATX/CN1/RC13

43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0

PWM2H/RE3
PWM2L/RE4
PWM3H/RE5
Vcc
Vss
NC
C1RX/RF0
C1TX/RF1
U2RX/RF4
U2TX/RF5
PGC/EMUC/U1RX/SDI1/SDA/RF2

AN4/QEA/C7/CN6/RB4
AN5/QEB/C8/CN7/RB5
AN6/OCFA/RB6
AN7/RB7
AN8/RB8
NC
Vcc
Vss
OSCl/CLKI
OSCl/CLKI
EMUD1/SOSCI/T2CK/U1ATX/CN1/RC13
Pin Diagrams (Continued)

80-Pin TQFP

dsPIC30F6010*

* This device is not recommended for new designs. See dsPIC30F6010A.
WORLDWIDE SALES AND SERVICE

AMERICAS
Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://support.microchip.com
Web Address:
www.microchip.com

Atlanta
Alpharetta, GA
Tel: 770-640-0034
Fax: 770-640-0307

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 630-285-0075

Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

Kokomo
Kokomo, IN
Tel: 765-864-8360
Fax: 765-864-8387

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

San Jose
Mountain View, CA
Tel: 408-432-8900
Fax: 408-432-8900

Toronto
Mississauga, Ontario, Canada
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC
Australia - Sydney
Tel: 61-2-9888-6733
Fax: 61-2-9888-6755

China - Beijing
Tel: 86-10-8528-2100
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8676-6200
Fax: 86-28-8676-6599

China - Fuzhou
Tel: 86-591-8750-3506
Fax: 86-591-8750-3521

China - Hong Kong SAR
Tel: 852-2401-1200
Fax: 852-2401-3431

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760

China - Shunde
Tel: 86-757-2839-5507
Fax: 86-757-2839-5571

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7250
Fax: 86-29-8833-7256

India - Bangalore
Tel: 91-80-2229-0061
Fax: 91-80-2229-0062

India - New Delhi
Tel: 91-11-5160-8631
Fax: 91-11-5160-8632

India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

Japan - Yokohama
Tel: 81-45-471-6166
Fax: 81-45-471-6122

Korea - Gumi
Tel: 82-54-473-4301
Fax: 82-54-473-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang
Tel: 604-646-8870
Fax: 604-646-5086

Philippines - Manila
Tel: 632-634-9065
Fax: 632-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-572-9526
Fax: 886-3-572-6459

Taiwan - Kaohsiung
Tel: 886-7-536-4818
Fax: 886-7-536-4803

Taiwan - Taipei
Tel: 886-2-2500-6610
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

ASIA/PACIFIC

EUROPE
Austria - Weis
Tel: 43-7242-2244-399
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Spain - Madrid
Tel: 34-91-352-30-52
Fax: 34-91-352-11-47

UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820

08/24/05