Section 7. Resets

HIGHLIGHTS

This section of the manual contains the following topics:

7.1 Introduction................................................................................................................7-2
7.2 Control Registers .....................................................................................................7-3
7.3 Modes of Operation .................................................................................................7-10
7.4 Effects of Various Resets .......................................................................................7-14
7.5 Related Application Notes ....................................................................................7-16
7.6 Revision History ......................................................................................................7-17
7.1 INTRODUCTION

The Resets module combines all reset sources and controls the system reset signal SYSRST. The following is a list of device Reset sources:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Master Clear Reset (MCLR)
- Watchdog Time-out Reset (WDTR)
- Software Reset (SWR)
- Configuration Mismatch Reset (CMR)
- Deadman Timer Reset (DMTR)

**Note:** Not all reset sources exist on all devices. Refer to the “Resets” chapter in the specific device data sheet to determine availability.

A simplified block diagram of the Reset module is shown in Figure 7-1. Any active source of reset will make the system reset signal active. Many registers associated with the CPU and peripherals are forced to a known “reset state”. Most registers are unaffected by a reset; their status is unknown on POR and unchanged by all other resets.

**Note:** For register reset states, refer to the specific peripheral or Section 2. “CPU” (DS60001113) of the “PIC32 Family Reference Manual”.

**Figure 7-1:** System Reset Block Diagram

 Trọng chú: This feature is not available on all devices. Refer to the “Resets” chapter in the specific device data sheet for availability.
7.2 CONTROL REGISTERS

Most types of device resets will set corresponding Status bits in the RCON register to indicate the type of Reset (see Register 7-1). The one exception is the Non-maskable Interrupt (NMI) time-out Reset, which is only available on certain devices (refer to the “Resets” chapter of the specific device data sheet for availability). A Power-on Reset (POR) will clear all bits, except for the BOR and POR bits (RCON<1:0>), which are set. The user software may set or clear any of the bits at any time during code execution. The RCON bits serve only as Status bits. Setting a particular Reset status bit in software will not cause a system Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer (WDT) and device power-saving states. For more information on the function of these bits, refer to 7.4.3 “Using the RCON Status Bits”.

The RSWRST control register has only one bit, SWRST. This bit is used to force a software Reset condition.

For those devices that have the NMI Reset, it becomes possible to delay either the WDT or DMT Reset events by vectoring to a NMI instead of immediately forcing a reset. A delay equal to the duration of the number of NMICNT system clocks begins as it is decremented to zero. During this interval, the program can clear the WDT or DMT flag bits, if desired, to avoid a Reset. If the active flag is not cleared, the device will be reset at the end of the interval. The NMICNT value can be set to zero for no delay and up to 255 SYSCLK cycles.

The NMI interrupt can also be triggered by setting the SWNMI bit in software, or if the CF bit is set by the FSCM, but these do not begin the countdown and do not automatically lead to a reset.

The PWRCON register, available on some PIC32 devices, provides an alternate location of the VREGS bit, if it is not available in the RCON register.

The Resets module consists of the following Special Function Registers (SFRs):

- **RCON**: Reset Control Register
- **RSWRST**: Software Reset Register
- **RNMICON**: Non- Maskable Interrupt (NMI) Control Register
- **PWRCON**: Power Control Register
Table 7-1 summarizes all Resets-related registers. Corresponding registers appear after the summary, followed by a detailed description of each register.

### Table 7-1: Reset SFR Summary

<table>
<thead>
<tr>
<th>Name</th>
<th>Bit</th>
<th>Bit Range</th>
<th>Bit 31/15</th>
<th>Bit 30/14</th>
<th>Bit 29/13</th>
<th>Bit 28/12</th>
<th>Bit 27/11</th>
<th>Bit 26/10</th>
<th>Bit 25/9</th>
<th>Bit 24/8</th>
<th>Bit 23/7</th>
<th>Bit 22/6</th>
<th>Bit 21/5</th>
<th>Bit 20/4</th>
<th>Bit 19/3</th>
<th>Bit 18/2</th>
<th>Bit 17/1</th>
<th>Bit 16/0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RCON(1)</td>
<td>31:16</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td></td>
<td>15:0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>RSWRST(1)</td>
<td>31:16</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>15:0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>RNMICON(1,2)</td>
<td>31:16</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>15:0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

Legend: — = unimplemented, read as ‘0’. Address offset values are shown in hexadecimal.

**Note 1:** This register has an associated Clear, Set, and Invert register at an offset of 0x4, 0x8, and 0xC bytes, respectively. The Clear, Set, and Invert registers have the same name with CLR, SET, or INV appended to the register name (e.g., RCONCLR). Writing a ‘1’ to any bit position in these registers will clear, set, or invert valid bits in the associated register. Reads from these registers should be ignored.

**Note 2:** This register or bit is not available on all devices. Refer to the “Resets” chapter in the specific device data sheet to determine availability.
# Section 7. Resets

## Register 7-1: RCON: Reset Control Register

<table>
<thead>
<tr>
<th>Bit Range</th>
<th>Bit 31/23/15/7</th>
<th>Bit 30/22/14/6</th>
<th>Bit 29/21/13/5</th>
<th>Bit 28/20/12/4</th>
<th>Bit 27/19/11/3</th>
<th>Bit 26/18/10/2</th>
<th>Bit 25/17/9/1</th>
<th>Bit 24/16/8/0</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>R/W-0, HC</td>
<td>R/W-0, HC</td>
<td>U-0</td>
<td>U-0</td>
</tr>
<tr>
<td>23:16</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
</tr>
<tr>
<td>15:8</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
<tr>
<td>7:0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0, HS</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-1</td>
</tr>
</tbody>
</table>

**Legend:**
- U = Unimplemented bit, read as ‘0’
- R = Readable bit
- W = Writable bit
- HC = Hardware Cleared
- HS = Hardware Set
- -n = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- x = Bit is unknown

### bit 31-28
**Unimplemented:** Read as ‘0’

### bit 27
**BCFGERR:** Primary Configuration Registers Error Flag bit(4)
- 1 = An error occurred during a read of the primary configuration from registers
- 0 = No error occurred during a read of the primary configuration from registers

### bit 26
**BCFGFAIL:** Primary/Secondary Configuration Registers Error Flag bit(4)
- 1 = An error occurred during a read of the primary and alternate configuration registers
- 0 = No error occurred during a read of the primary and alternate configuration registers

### bit 25-10
**Unimplemented:** Read as ‘0’

### bit 9
**CMR:** Configuration Mismatch Flag bit(1,3)
- 1 = A configuration mismatch reset has occurred
- 0 = A configuration mismatch reset has not occurred

### bit 8
**VREGS:** Voltage Regulator Standby Enable bit(4)
- 1 = The voltage regulator is enabled and is on during Sleep mode
- 0 = The voltage regulator is disabled and is off during Sleep mode

### bit 7
**EXTR:** External Reset (MCLR) Pin Flag bit(1,3)
- 1 = A master clear (pin) reset has occurred
- 0 = A master clear (pin) reset has not occurred

### bit 6
**SWR:** Software Reset Flag bit(1,3)
- 1 = A software reset was executed
- 0 = A software reset was not executed

### bit 5
**DMTO:** Deadman Timer Time-out Flag bit(4)
- 1 = A Deadman Timer time-out has occurred
- 0 = A Deadman Timer time-out has not occurred

### bit 4
**WDTO:** Watchdog Timer Time-out Flag bit(1,3)
- 1 = A Watchdog Timer time-out has occurred
- 0 = A Watchdog Timer time-out has not occurred

### bit 3
**SLEEP:** Wake From Sleep Flag bit(1,3)
- 1 = The device was in Sleep mode
- 0 = The device was not in Sleep mode

**Note 1:** The RCON flag bits only serve as status bits. Setting a particular reset status bit in software will not cause a device Reset to occur.

**Note 2:** The BOR bit is also set after a Power-on Reset (POR).

**Note 3:** This bit is set in hardware; it can only be cleared (= 0) in software.

**Note 4:** This bit is not available on all devices. Refer to the “Resets” chapter in the specific device data sheet for availability.
Register 7-1:  RCON: Reset Control Register (Continued)

bit 2  **IDLE**: Wake From Idle Flag bit$^{(1,3)}$
- 1 = The device was in Idle mode
- 0 = The device was not in Idle mode

bit 1  **BOR**: Brown-out Reset Flag bit$^{(1,2,3)}$
- User software must clear this bit to view next detection.
- 1 = A Brown-out Reset has occurred
- 0 = A Brown-out Reset has not occurred

bit 0  **POR**: Power-on Reset Flag bit$^{(1,2,3)}$
- User software must clear this bit to view next detection.
- 1 = A Power-on Reset has occurred
- 0 = A Power-on Reset has not occurred

**Note 1:** The RCON flag bits only serve as status bits. Setting a particular reset status bit in software will not cause a device Reset to occur.

**2:** The BOR bit is also set after a Power-on Reset (POR).

**3:** This bit is set in hardware; it can only be cleared (= 0) in software.

**4:** This bit is not available on all devices. Refer to the “Resets” chapter in the specific device data sheet for availability.
### Register 7-2: RSWRST: Software Reset Register

<table>
<thead>
<tr>
<th>Bit Range</th>
<th>Bit 31/23/15/7</th>
<th>Bit 30/22/14/6</th>
<th>Bit 29/21/13/5</th>
<th>Bit 28/20/12/4</th>
<th>Bit 27/19/11/3</th>
<th>Bit 26/18/10/2</th>
<th>Bit 25/17/9/1</th>
<th>Bit 24/16/8/0</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
</tr>
<tr>
<td>23:16</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
</tr>
<tr>
<td>15:8</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
</tr>
<tr>
<td>7:0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>W-0</td>
</tr>
</tbody>
</table>

**Legend:**
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **n** = Value at POR
- **1** = Bit is set
- **0** = Bit is cleared
- **x** = Bit is unknown

**bit 31-1**  **Unimplemented**: Read as ‘0’
**bit 0**  **SWRST**: Software Reset Trigger bit\(^{(1)}\)
- **1** = Enable software Reset event
- **0** = No effect

**Note 1:** The system unlock sequence must be performed before the SWRST bit can be written. A read must follow the write of this bit to generate a Reset. See **7.3.4 “Software Reset (SWR)”** for more information.
## Register 7-3: RNMICON: Non-Maskable Interrupt (NMI) Control Register

<table>
<thead>
<tr>
<th>Bit Range</th>
<th>Bit 31/24</th>
<th>Bit 23/16</th>
<th>Bit 15/8</th>
<th>Bit 7:0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>31:24</td>
<td>23:16</td>
<td>15:8</td>
<td>7:0</td>
</tr>
<tr>
<td>31:24</td>
<td>U-0</td>
<td>R/W-0, HS</td>
<td>U-0</td>
<td>R/W-0</td>
</tr>
<tr>
<td>23:16</td>
<td>R/W-0, HS</td>
<td>U-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
<tr>
<td>15:8</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
<tr>
<td>7:0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
</tbody>
</table>

### NMICNT<15:8>:

#### Legend:
- **HS** = Set by hardware
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- ‘-n’ = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- **x** = Bit is unknown

**bit 31-26 Unimplemented:** Read as ‘0’

**bit 25 DMTO:** Deadman Timer Time-out Flag bit
- 1 = DMT time-out has occurred and caused a NMI
- 0 = DMT time-out has not occurred

Setting this bit will cause a DMT NMI event, and NMICNT will begin counting.

**bit 24 WDTO:** Watchdog Timer Time-Out Flag bit
- 1 = WDT time-out has occurred and caused a NMI
- 0 = WDT time-out has not occurred

Setting this bit will cause a WDT NMI event, and NMICNT will begin counting.

**bit 23 SWNMI:** Software NMI Trigger
- 1 = An NMI will be generated
- 0 = An NMI will not be generated

**bit 22-20 Unimplemented:** Read as ‘0’

**bit 19 GNMI:** General NMI bit
- 1 = A general NMI event has been detected or a user-initiated NMI event has occurred
- 0 = A general NMI event has not been detected

Setting GNMI to a ‘1’ causes a user-initiated NMI event. This bit is also set by writing 0x4E to the NMIKEY<7:0> bits (INTCON<31:24>).

**bit 18 LVD:** Low-Voltage Detect bit
- 1 = LVD has detected a low-voltage condition and caused an NMI
- 0 = LVD has not detected a low-voltage condition

Setting this bit will cause a a CF NMI event, but will not cause a clock switch to the BFRC.

**bit 17 CF:** Clock Fail Detect bit
- 1 = FSCM has detected clock failure and caused an NMI
- 0 = FSCM has not detected clock failure

Setting this bit will cause a a CF NMI event, but will not cause a clock switch to the Back-up FRC.

**bit 16 WDTS:** Watchdog Timer Time-out in Sleep Mode Flag bit
- 1 = WDT time-out has occurred during Sleep mode and caused a wake-up from sleep
- 0 = WDT time-out has not occurred during Sleep mode

Setting this bit will cause a WDT NMI.

**bit 15-0 NMICNT<15:0>:** NMI Reset Counter Value bits
These bits specify the reload value used by the NMI reset counter.
- $11111111111111110000000000000000$ = Number of SYSCLK cycles before a device Reset occurs\(^{(1)}\)
- $0000000000000000$ = No delay between NMI assertion and device Reset event

**Note:** The NMI reset counter is only applicable to the Watchdog Timer NMI event (when not in Sleep mode) or a Deadman Timer NMI event.

**Note:** This register is not available on all devices. Refer to the “Resets” chapter in the specific device data sheet for availability.

---

\(^{(1)}\) Number of SYSCLK cycles before a device Reset occurs
Register 7-4: PWRCON: Power Control Register

<table>
<thead>
<tr>
<th>Bit Range</th>
<th>Bit 31/23/15/7</th>
<th>Bit 30/22/14/6</th>
<th>Bit 29/21/13/5</th>
<th>Bit 28/20/12/4</th>
<th>Bit 27/19/11/3</th>
<th>Bit 26/18/10/2</th>
<th>Bit 25/17/9/1</th>
<th>Bit 24/16/8/0</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
</tr>
<tr>
<td>23:16</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
</tr>
<tr>
<td>15:8</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
</tr>
<tr>
<td>7:0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0/R/W</td>
</tr>
</tbody>
</table>

**Legend:**

- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as '0'
- **-n** = Value at POR
- **'1'** = Bit is set
- **'0'** = Bit is cleared
- **x** = Bit is unknown

**bit 31-1**: Unimplemented: Read as '0'

**bit 0**: VERGS: Voltage Regulator Stand-by Enable bit

- **1** = Voltage regulator will remain active during Sleep
- **0** = Voltage regulator will go to Stand-by mode during Sleep

**Note:** This register is not available on all devices. Refer to the “Resets” chapter in the specific device data sheet for availability.
7.3 MODES OF OPERATION

7.3.1 System Reset (SYSRST)

The PIC32 Internal System Reset (SYSRST) can be generated from multiple Reset sources, such as:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Master Clear Reset (MCLR)
- Watchdog Time-out Reset (WDTO)
- Software Reset (SWR)
- Configuration Mismatch Reset (CMR)
- Deadman Timer Reset (DMTR)

A system reset is active at the first POR and asserted until device configuration settings are loaded and the oscillator clock sources become stable. The system reset is then deasserted allowing the CPU to start fetching code after eight system clock cycles (SYSCLK).

BOR, MCLR and WDTO resets are asynchronous events, and to avoid SFR and RAM corruptions, the system reset is synchronized with the system clock. All other reset events are synchronous.

7.3.2 Power-on Reset (POR)

A power-on event generates an internal POR pulse when a VDD rise is detected above VPOR. The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR pulse. In particular, VDD must fall below VPOR before a new POR is initiated. For more information on the VPOR and VDD rise-rate specifications, refer to the “Electrical Characteristics” chapter of the specific device data sheet.

For those PIC32 devices that have the on-chip voltage regulator enabled, the Power-up Timer (PWRT) is automatically disabled. For those PIC32 devices that have the on-chip voltage regulator disabled, the core is supplied from an external power supply and the Power-up Timer is automatically enabled and is used to extend the duration of a power-up sequence. The PWRT adds a fixed 64 ms nominal delay at device start-up. Therefore, the Power-on delay can either be the on-chip voltage regulator output delay, designated as TPU, or the power-up timer delay, designated as TPWRT.

At this point the POR event has expired, but the device Reset is still asserted while device configuration settings are loaded and the clock oscillator sources are configured. The clock monitoring circuitry waits for the oscillator source to become stable. The clock source used by PIC32 devices when exiting from Reset, is always selected from the FNOSC<2:0> bits (DEVCFG1<2:0>). This additional delay depends on the clock and can include delays for TOsc, TLOCK and TFSCM. For details on the oscillator, PLL and Fail-Safe Clock Monitoring (FSCM), Depending on your device, refer to either 6.3.5 “Fail-Safe Clock Monitor Operation” in Section 6. “Oscillator” (DS60001112) or 42.3.6 “Fail-Safe Clock Monitor Operation” in Section 42. “Oscillators with Enhanced PLL”.

After these delays expire, the system reset, SYSRST, is deasserted. Before allowing the CPU to start code execution, eight system clock cycles are required before the synchronized reset to the CPU core is deasserted.

The power-on event sets the BOR and POR status bits (RCON<1:0>).

For more information on the values of the delay parameters, refer to the “Electrical Characteristics” chapter in the specific device data sheet.

Note: When the device exits the Reset condition (begins normal operation), the device operating parameters (voltage, frequency, temperature, etc.) must be within their operating ranges; otherwise, the device will not function correctly. The user software must ensure that the delay between the time power is first applied and the time the system reset is released is adequate to get all operating parameters within the specification.
7.3.3 Master Clear Reset (MCLR)

Whenever the master clear pin (MCLR) is driven low, the reset event is synchronized with the system clock, SYSCLK, before asserting the system reset, SYRSRST, provided the input pulse on MCLR is longer than a certain minimum width, as specified in the “Electrical Characteristics” chapter of the specific device data sheet.

The MCLR pin provides a filter to minimize the effects of noise and to avoid unwanted reset events. The Status bit, EXTR (RCON<7>), is set to indicate the MCLR Reset.

On certain devices, the MCLR pin can be configured to generate a POR event, rather than a normal SYRSRST event. This is configured through the SMCLR bit (DEVCFG0<15>).

7.3.4 Software Reset (SWR)

The PIC32 CPU core does not provide a specific RESET instruction; however, a hardware reset can be performed in software (software reset) by executing a software reset command sequence. The software reset acts like a MCLR Reset. The software reset sequence requires the system unlock sequence to be executed before the SWRST bit (RSWRST<0>) can be written. For system unlock details, see either 6.3.6 “Clock Switching Operation” in Section 6. “Oscillator” (DS60001112) or 42.3.7 “Clock Switching Operation” in Section 42. “Oscillators with Enhanced PLL”.

A software Reset is performed as follows:

1. Write the system unlock sequence.
2. Set the SWRST bit (RSWRST<0>) = 1.
3. Read the RSWRST register.

Follow with “while(1);” or four “NOP” instructions.

Writing a ‘1’ to the RSWRST register sets the SWRST bit, arming the software reset. The subsequent read of the RSWRST register triggers the software reset, which should occur on the next clock cycle following the read operation. To ensure no other user code is executed before the reset event occurs, it is recommended that four “NOP” instructions or a “while(1);” statement is placed after the READ instruction.

The SWR Status bit (RCON<6>) is set to indicate the software reset.

Example 7-1: Software Reset Command Sequence

```c
/* The following code illustrates a software Reset */
// assume interrupts are disabled
// assume the DMA controller is suspended
// assume the device is locked
/* perform a system unlock sequence */
// starting critical sequence
SYSKEY = 0x00000000; //write invalid key to force lock
SYSKEY = 0xAA996655;  //write key1 to SYSKEY
SYSKEY = 0x556699AA;  //write key2 to SYSKEY
// OSCCON is now unlocked
/* set SWRST bit to arm reset */
RSWRSTSET = 1;
/* read RSWRST register to trigger reset */
unsigned int dummy;
dummy = RSWRST;
/* prevent any unwanted code execution until reset occurs*/
while(1);
```

7.3.5 Watchdog Timer Reset (WDTR)

A Watchdog Timer (WDT) reset event is synchronized with the system clock, SYSCLK, before asserting the system reset.

Note: A WDT time-out during Sleep or Idle mode will wake-up the processor and branch to the PIC32 reset vector, but does not Reset the processor.
The only bits affected are WDTO, and SLEEP or IDLE in the RCON register. For more information on the WDT reset, refer to Section 9. “Watchdog Timer and Power-up Timer” (DS60001114).

### 7.3.6 Brown-out Reset (BOR)

PIC32 family devices have a simple Brown-out Reset (BOR) capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a BOR event, which is synchronized with the system clock, SYSCLK, before asserting the system Reset. This event is captured by the BOR flag bit (RCON<1>). Refer to the “Electrical Characteristics” chapter of the specific device data sheet for further details.

### 7.3.7 Configuration Mismatch Reset (CMR)

To maintain the integrity of the stored configuration values, all device Configuration bits are loaded and implemented as a complementary set of bits. As the Configuration Words are being loaded, for each bit loaded as ‘1’, a complementary value of ‘0’ is stored into its corresponding background word location and vice versa. The bit pairs are compared every time the Configuration Words are loaded, including Sleep mode. During this comparison, if the Configuration bit values are not found opposite to each other, a configuration mismatch event is generated, which causes a device Reset.

If a device Reset occurs as a result of a configuration mismatch, the CMR Status bit (RCON<9>) is set.

### 7.3.8 Deadman Timer Reset (DMTR)

**Note:** This feature is not available on all devices. Refer to the “Resets” chapter in the specific device data sheet to determine availability.

A Deadman Timer (DMT) Reset is generated when the DMT count has expired.

The primary function of the DMT is to reset the processor in the event of a software malfunction. The DMT is a free-running instruction fetch timer, which is clocked whenever an instruction fetch occurs until a count match occurs. Instructions are not fetched when the processor is in Sleep mode.

The DMT consists of a 32-bit counter with a time-out count match value as specified by the DMTCNT<3:0> bits in the DEVCFG1 Configuration register.

A DMT is typically used in mission critical and safety critical applications, where any single failure of the software functionality and sequencing must be detected.

### 7.3.9 Non-maskable Interrupt (NMI) Timer

The NMI timer provides a delay between DMT or WDT events and a device Reset. Set the delay in System Clock counts from 0 to 65,535 in the NMICNT<15:0> bits (RNMICON<15:0>). If these bits are set to zero, there will be no delay between the DMT0 or WDTO flag and a device Reset. If set to a non-zero value, the NMI interrupt has that number of system clocks to clear flags or save data for debugging purposes.

**Note:** The RNMICON register is not available on all devices. Refer to the “Resets” chapter in the specific device data sheet to determine availability.

The DMT0 flag will be set if there is a DMT event. The device will be reset after the NMI counter expires.

The WDTO flag will be set if there is a WDT event. The device will be reset after the NMI counter expires.

The WDTS flag will be set if there is a WDT event during Sleep mode. The WDTS flag will trigger the NMI interrupt, but will not start the NMI counter, nor cause a reset.

The CF bit (RNMICON<17>) may be set by the Fail-Safe Clock Monitor (FSCM) if there a clock failure is detected. The CF flag will trigger the NMI interrupt, but will not start the timer, nor cause a reset.

The SWNMI bit (RNMICON<23>) can be set in software to cause a NMI interrupt, but will not start the NMI counter, nor cause a reset.
7.3.10   Determining the Source of Device Reset

After a device Reset, the RCON register can be examined by initialization code to confirm the
source of the reset. In certain applications, this information can be used to take appropriate
action to correct the problem that caused the reset to occur.

All reset status bits in the RCON register should be cleared after reading them to ensure the
RCON value will provide meaningful results after the next device Reset.

Example 7-2 illustrates how to determine the source of device Reset using the RCON register.

Example 7-2:   Determining the Source of Device Reset

```c
int main(void)
{
    //... perform application specific startup tasks

    // next, check the cause of the Reset
    if(RCON & 0x0003)
    {   // execute a Power-on Reset handler
        // ...
    }
    else if(RCON & 0x0002)
    {   // execute a Brown-out Reset handler
        // ...
    }
    else if(RCON & 0x0080)
    {   // execute a Master Clear Reset handler
        // ...
    }
    else if(RCON & 0x0040)
    {   // execute a Software Reset handler
        // ...
    }
    else if (RCON & 0x0200)
    {   // execute a Configuration Mismatch Reset handler
        // ...
    }
    else if (RCON & 0x0010)
    {   // execute Watchdog Time-out Reset handler
        // ...
    }
    else if (RCON & 0x0020)
    {   // execute Deadman Timer time-out Reset handler
        // ...
    }

    //... perform other application-specific tasks

    while(1);
}
```
7.4 EFFECTS OF VARIOUS RESETS

The Reset value for the Reset Control register, RCON, will depend on the type of device Reset, as indicated in Table 7-2.

Table 7-2: Status Bits, Their Significance and the Initialization Condition for RCON Register

<table>
<thead>
<tr>
<th>Condition</th>
<th>Program Counter</th>
<th>EXTR</th>
<th>SWR</th>
<th>WDTO</th>
<th>DMTO</th>
<th>SLEEP</th>
<th>IDLE</th>
<th>CMR</th>
<th>BOR</th>
<th>POR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power-on Reset or MCLR set as POR</td>
<td>0xBFC0_0000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Brown-out Reset</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>u</td>
<td></td>
</tr>
<tr>
<td>MCLR Reset during Run Mode</td>
<td>l</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MCLR Reset during Idle Mode</td>
<td>l</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>1(u)</td>
<td>u</td>
<td>u</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MCLR Reset during Sleep Mode</td>
<td>l</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>1(h)</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Software Reset Command</td>
<td>u</td>
<td>1</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Configuration Word Mismatch Reset</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>1</td>
<td>u</td>
<td></td>
</tr>
<tr>
<td>WDT Time-out Reset during Run Mode</td>
<td>u</td>
<td>u</td>
<td>1</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>WDT Time-out Reset during Idle Mode</td>
<td>u</td>
<td>u</td>
<td>1</td>
<td>u</td>
<td>1(u)</td>
<td>u</td>
<td>u</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>WDT Time-out Reset during Sleep Mode</td>
<td>u</td>
<td>u</td>
<td>1</td>
<td>u</td>
<td>1(h)</td>
<td>u</td>
<td>u</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DMT Time-out Reset</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>1</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Interrupt Exit from Idle Mode Vector</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>1(h)</td>
<td>u</td>
<td>u</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Interrupt Exit from Sleep Mode</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>u</td>
<td>1(h)</td>
<td>u</td>
<td>u</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Legend:  
  u  = unchanged

Note 1: SLEEP and IDLE bits states are defined by previously executed WAIT instructions.

7.4.1 Special Function Register (SFR) Reset States

Most of the SFRs associated with the PIC32 CPU and peripherals are reset to a particular value at a device Reset. This also applies to a WDT/DMT NMI condition, which is treated as a full device Reset by the PIC32 CPU and peripherals. Refer to the “Resets” chapter in the specific device data sheet and applicable family reference manual section for the specific reset behavior.

The reset value for the Reset Control register, RCON, will depend on the type of device reset, as described in Table 7-2.

7.4.2 Configuration Word Register Reset States

All Reset conditions force the configuration settings to be reloaded. The POR sets all the Configuration Word register locations to a ‘1’ before loading the configuration settings. For all other Reset conditions, the Configuration Word register locations are not reset prior to being reloaded. This difference in behavior accommodates MCLR assertions during Debug mode without affecting the state of the debug operations.

Independent of the source of a reset, the system clock is always reloaded and is specified by the FNOSC<2:0> bits (DEVCFG<2:0>). When the device is executing code, the user software may change the primary system clock source by using the OSCON register. For more information, refer to Section 6. “Oscillator” (DS60001112) or Section 42. “Oscillators with Enhanced PLL”.

7.4.3 Using the RCON Status Bits

The user software can read the RCON register after any system Reset to determine the cause of the reset. Table 7-3 provides a summary of the reset flag bit operation.

**Table 7-3: Reset Flag Bit Operation**

<table>
<thead>
<tr>
<th>Flag Bit(1)</th>
<th>Set by</th>
<th>Cleared by</th>
</tr>
</thead>
<tbody>
<tr>
<td>POR (RCON&lt;0&gt;)</td>
<td>POR</td>
<td>User Software</td>
</tr>
<tr>
<td>BOR (RCON&lt;1&gt;)</td>
<td>POR, BOR</td>
<td>User Software</td>
</tr>
<tr>
<td>IDLE (RCON&lt;2&gt;)</td>
<td>WAIT instruction</td>
<td>User Software, POR, BOR</td>
</tr>
<tr>
<td>SLEEP (RCON&lt;3&gt;)</td>
<td>WAIT instruction</td>
<td>User Software, POR, BOR</td>
</tr>
<tr>
<td>WDTO (RCON&lt;4&gt;)</td>
<td>WDT time-out</td>
<td>User Software, POR, BOR</td>
</tr>
<tr>
<td>DMTO (RCON&lt;5&gt;)</td>
<td>DMT time-out</td>
<td>User Software, POR, BOR</td>
</tr>
<tr>
<td>SWR (RCON&lt;6&gt;)</td>
<td>Software Reset command</td>
<td>User Software, POR, BOR</td>
</tr>
<tr>
<td>EXTR (RCON&lt;7&gt;)</td>
<td>MCLR Reset</td>
<td>User Software, POR, BOR</td>
</tr>
<tr>
<td>CMR (RCON&lt;9&gt;)</td>
<td>Configuration mismatch</td>
<td>User Software, POR, BOR</td>
</tr>
<tr>
<td>BCFGFAIL (RCON&lt;26&gt;)</td>
<td>Non-recoverable Error in Primary and Alternate DEVCFGx words</td>
<td>User Software, POR, BOR</td>
</tr>
<tr>
<td>BCFGERR (RCON&lt;27&gt;)</td>
<td>Recoverable error in Primary DEVCFGx words</td>
<td>User Software, POR, BOR</td>
</tr>
</tbody>
</table>

**Note 1:** All reset flag bits may be set or cleared by the user software.

7.4.4 Device Reset to Code Execution Start Time

The delay between the end of a reset event and when the device actually begins to execute code is determined by two main factors: the type of reset, and the system clock source coming out of the reset. The code execution start time for various types of device resets are summarized in Table 7-4. Individual delays are characterized in the “Electrical Characteristics” chapter of the specific device data sheet.

**Table 7-4: Code Execution Start Time for Various Device Resets**

<table>
<thead>
<tr>
<th>Reset Type</th>
<th>Clock Source</th>
<th>Power-Up Delay(1,2,3,4)</th>
<th>System Clock Delay(1,5,6)</th>
<th>FSCM Delay(1,7)</th>
</tr>
</thead>
<tbody>
<tr>
<td>POR</td>
<td>EC, FRC, FRCDIV, LPRC</td>
<td>(TPU OR TPWRT) + TSYSDLY</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>ECPLL, FRCPLL</td>
<td>(TPU OR TPWRT) + TSYSDLY</td>
<td>TLOCK</td>
<td>TFSCM</td>
</tr>
<tr>
<td></td>
<td>XT, HS, SOSC</td>
<td>(TPU OR TPWRT) + TSYSDLY</td>
<td>TOST</td>
<td>TFSCM</td>
</tr>
<tr>
<td></td>
<td>XTPPLL, HSPLL</td>
<td>(TPU OR TPWRT) + TSYSDLY</td>
<td>TOST + TLOCK</td>
<td>TFSCM</td>
</tr>
<tr>
<td>BOR</td>
<td>EC, FRC, FRCDIV, LPRC</td>
<td>TSYSDLY</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>ECPLL, FRCPLL</td>
<td>TSYSDLY</td>
<td>TLOCK</td>
<td>TFSCM</td>
</tr>
<tr>
<td></td>
<td>XT, HS, SOSC</td>
<td>TSYSDLY</td>
<td>TOST</td>
<td>TFSCM</td>
</tr>
<tr>
<td></td>
<td>XTPPLL</td>
<td>TSYSDLY</td>
<td>TOST + TLOCK</td>
<td>TFSCM</td>
</tr>
<tr>
<td>MCLR, CMR, SWR, WDTO, DMTO</td>
<td>Any Clock</td>
<td>TSYSDLY</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

**Note 1:** For parameter specifications, see the “Electrical Characteristics” chapter of the specific device data sheet.

1. TPU = Power-up Period with on-chip regulator enabled.
2. TPWRT = Power-up Period (Power-up Timer) with on-chip regulator disabled.
3. TSYSDLY = Time required to reload Device Configuration Fuses plus eight SYSCLK cycles.
4. TOST = Oscillator Start-up Timer.
5. TLOCK = PLL lock time.
6. TFSCM = Fail-Safe Clock Monitor delay.
7.5 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC32 device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to Resets are:

<table>
<thead>
<tr>
<th>Title</th>
<th>Application Note #</th>
</tr>
</thead>
<tbody>
<tr>
<td>No related application notes at this time.</td>
<td>N/A</td>
</tr>
</tbody>
</table>

**Note:** Please visit the Microchip web site ([www.microchip.com](http://www.microchip.com)) for additional application notes and code examples for the PIC32 family of devices.
7.6 REVISION HISTORY

Revision A (September 2007)
• This is the initial released version of this document.

Revision B (October 2007)
• Updated document to remove Confidential status.

Revision C (April 2008)
• Revised status to Preliminary; Revised U-0 to r-x.

Revision D (June 2008)
• Revised Figure 7-2; Deleted Figure 7-3; Revised Sections 7.3.2, 7.3.3, 7.3.4; Revised Table 7-4; Delete Figure 7.2 and 7.3; Change Reserved bits from "Maintain as" to "Write".

Revision E (July 2008)
• Revised Section 7.3.2, 7.3.3, 7.3.6, 7.4.4.

Revision F (October 2011)
This revision includes the following updates:
• Added a Note at the beginning of the section, which provides information on the complementary documentation
• Changed the document running header from PIC32MX Family Reference Manual to PIC32 Family Reference Manual
• Changed all occurrences of PIC32MX to PIC32
• Removed the following Clear, Set and Invert registers:
  - RCONCLR: Reset Control Clear Register
  - RCONSET: Reset Control Set Register
  - RONINV: Reset Control Invert Register
  - RSWRSTCLR: Software Reset Clear Register
  - RSWRSTSET: Software Reset Set Register
  - RSWRSTINV: Software Reset Invert Register
• Added Notes to Register 7-1 and Register 7-2 describing their corresponding Set, Clear and Invert registers
• Updated all r-x bits as U-0 bits in Register 7-1 and Register 7-2
• Updated Example 7-1
• Relocated and renamed 7.5 “Design Tips” to 7.3.8 “Determining the Source of Device Reset”
• Modifications to register formatting and minor text updates have been made throughout the document
Revision G (November 2013)
This revision includes the following updates:
• The document was updated to include Deadman Timer information
• Updated the system reset block diagram (see Figure 7-1)
• Updated the Reset SFR Summary (see Table 7-1)
• Added new paragraphs describing the Non-maskable Interrupt Reset (see 7.2 “Control Registers”)
• Updated the Reset Control Register (see Register 7-1)
• Updated the Software Reset Register (see Register 7-2)
• Added the Non-Maskable Interrupt (NMI) register (see Register 7-3)
• Added the Power Control Register (see Register 7-4)
• Added the WDTO Status bit and Reset information to Table 7-2, Table 7-3, and Table 7-4
• Added 7.3.8 “Deadman Timer Reset (DMTR)”
• Added 7.3.9 “Non-maskable Interrupt (NMI) Timer”
• Updated Example 7-2: Determining the Source of Device Reset
• Minor updates to text and formatting were incorporated throughout the document

Revision H (June 2015)
This revision includes the following updates:
• The NMICNT bits in the RNMICON register were updated (see Table 7-1 and Register 7-3)
• 7.3.9 “Non-maskable Interrupt (NMI) Timer” was updated
• Updated the RCON: Reset Control Register (see Register 7-1)
• Minor updates to text and formatting were incorporated throughout the document
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.

- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

- Microchip is willing to work with the customer who is concerned about the integrity of their code.

- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

**Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC52 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.