PIC16HV540

Enhanced PIC16C54 EPROM-Based 8-Bit CMOS Microcontroller
With On-Chip Voltage Regulator

High-Performance RISC CPU:
• Only 33 single word instructions to learn
• All instructions are single cycle (200 ns) except for program branches which are two-cycle
• Operating speed: DC - 20 MHz clock input
  DC - 200 ns instruction cycle
• 12-bit wide instructions
• 8-bit wide data path
• Seven special function hardware registers
• Four-level deep hardware stack
• Direct, indirect and relative addressing modes for data and instructions

Peripheral Features:
• 8-bit real time clock/counter (TMR0) with 8-bit programmable prescaler
• Power-On Reset (POR)
• Brown-Out Protection
• Device Reset Timer (DRT) with short RC oscillator start-up time
• Programmable Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
• Sleep Timer
• 8 High Voltage I/O
• 4 Regulated I/O
• Wake up from SLEEP on-pin change
• Programmable code protection
• Power saving SLEEP mode
• Selectable oscillator options:
  - RC: Low-cost RC oscillator
  - XT: Standard crystal/resonator
  - HS: High speed crystal/resonator
  - LP: Power saving, low frequency crystal
• Glitch filtering on MCLR and pin change inputs

Pin Configurations

CMOS Technology:
• Selectable on-chip 3V/5V Regulator
• Low-power, high-speed CMOS EPROM technology
• Fully static design
• Wide-operating voltage range:
  - 3.5V to 15V
• Temperature range:
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C
• Low-power consumption
  - < 2 mA typical @ 5V, 4 MHz
  - 15 µA typical @ 3V, 32 kHz
  - < 4.5 µA typical standby current @ 15V (with WDT disabled), 0°C to 70°C
Table of Contents

1.0 General Description ......................................................................................................... 3
2.0 PIC16HV540 Device Varieties ................................................................................................. 5
3.0 Architectural Overview ...................................................................................................... 7
4.0 Memory Organization ......................................................................................................... 11
5.0 I/O Ports .................................................................................................................. .................................. 19
6.0 Timer0 Module and TMR0 Register ............................................................................................. 25
7.0 Special Features of the CPU ................................................................................................. 31
8.0 Instruction Set Summary ..................................................................................................... 43
9.0 Development Support ......................................................................................................... 55
10.0 Electrical Characteristics - PIC16HV540 .................................................................................... 61
11.0 DC and AC Characteristics - PIC16HV540 ............................................................................. 69
12.0 Packaging Information ...................................................................................................... 73
Index ................................................................................................................................................................. 79
On-Line Support....................................................................................................................................................... 81
Reader Response .................................................................................................................................................... 82
PIC16HV540 Product Identification System................................................................................................. 83

To Our Valued Customers

Most Current Data Sheet
To obtain the most up-to-date version of this data sheet, please check our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

Errata
An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:
• Microchip’s Worldwide Web site; http://www.microchip.com
• Your local Microchip sales office (see last page)
• The Microchip Corporate Literature Center; U.S. FAX: (480) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet
We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:
• Fill out and mail in the reader response form in the back of this data sheet.
• E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.
1.0 GENERAL DESCRIPTION

The PIC16HV540 from Microchip Technology is a low-cost, high-performance, 8-bit, fully-static, EPROM-based CMOS microcontroller. It is pin and software compatible with the PIC16C5X family of devices. It employs a RISC architecture with only 33 single word/single cycle instructions. All instructions are single cycle except for program branches, which take two cycles. The PIC16HV540 delivers performance an order of magnitude higher than its competitors in the same price category. The 12-bit wide instructions are highly orthogonal resulting in 2:1 code compression over other 8-bit microcontrollers in its class. The easy-to-use and easy-to-remember instruction set reduces development time significantly.

The PIC16HV540 is the first One-Time-Programmable (OTP) microcontroller with an on-chip 3 volt and 5 volt regulator. This eliminates the need for an external regulator in many applications powered from 9 Volt or 12 Volt batteries or unregulated 6 volt, 9 volt or 12 volt mains adapters. The PIC16HV540 is ideally suited for applications that require very low standby current at high voltages. These typically require expensive low current regulators.

The PIC16HV540 is equipped with special features that reduce system cost and power requirements. The Power-On Reset (POR) and Device Reset Timer (DRT) eliminate the need for external reset circuitry. There are four oscillator configurations to choose from, including the power-saving LP (Low Power) oscillator, cost saving RC oscillator, and XT and HS for crystal oscillators. Power saving SLEEP mode, Watchdog Timer and code protection features improve system cost, power and reliability.

The UV erasable CERDIP packaged versions are ideal for code development, while the cost-effective OTP versions are suitable for production in any volume. The customer can take full advantage of Microchip’s price leadership in OTP microcontrollers, while benefiting from the OTP’s flexibility.

The PIC16HV540 is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low-cost development programmer, and a full featured programmer. All the tools are supported on IBM® PC and compatible machines.

1.1 Applications

The PIC16HV540 fits in low-power battery applications such as CO and smoke detection, toys, games, security systems and automobile modules. The EPROM technology makes customizing of application programs (transmitter codes, receiver frequencies, etc.) extremely fast and convenient. The small footprint package, for through hole or surface mounting, make this microcontroller suitable for applications with space limitations. Low-cost, low-power, high-performance, ease of use and I/O flexibility make the PIC16HV540 very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, replacement of “glue” logic in larger systems, coprocessor applications).

1.2 Enhanced Features

1.2.1 REGULATED I/O PORTA INDEPENDENT OF CORE REGULATOR

PORTA I/O pads and OSC2 output are powered by the regulated internal voltage Vio. A maximum of 10mA per output is allowed, or a total of 40mA. The core itself is powered from the independently regulated supply VREG.

1.2.2 HIGH VOLTAGE I/O PORTB

All eight PORTB I/Os are high voltage I/O. The inputs will tolerate input voltages as high as the VDD and outputs will swing from VSS to the VDD. The input threshold voltages vary with supply voltage. (See Electrical Characteristics.)

1.2.3 WAKE-UP ON PIN CHANGE ON PORTB [0:3]

Four of the PORTB inputs latch the status of the pin at the onset of sleep mode. A level change on the inputs resets the device, implementing wake up on pin change (via warm reset). The PCWUF bit in the status register is reset to indicate that a pin change caused the reset condition. Any pin change (glitch insensitive) of the opposite level of the initial value wakes up the device. This option can be enabled/disabled in OPTION2 register. (See OPTION2 Register, Register 4-3.)

1.2.4 WAKE-UP ON PIN CHANGE WITH A SLOWLY-RISING VOLTAGE ON PORTB [7]

PORTB [7] also implements wake up from sleep, however this input is specifically adapted so that a slowly rising voltage does not cause excessive power consumption. This input can be used with external RC circuits for long sleep periods without using the internal timer and prescaler. This option is also enabled/disabled in OPTION2 register. (The enable/disable bit is shared with the other 4 wake-up inputs.) The PCWUF bit in the status register is also shared with the other four wake-up inputs.

1.2.5 LOW-VOLTAGE (BROWN-OUT) DETECTION

A low voltage (Brown-out) detect circuit optionally resets the device at a voltage level higher than that at which the PICmicro® device stops operating. The nominal trip voltages are 3.1 volts (for 5 volt operation) and 2.2 volt (for 3 volt operation), respectively. The core remains in the reset state as long as this condition holds (as if a MCLR external reset was given). The Brown-out trip level is user selectable, with built-in interlocks. The Brown-out detector is disabled at power-up and is activated by clearing the appropriate bit (BODEN) in OPTION2 register.
1.2.6 INCREASED STACK DEPTH

The stack depth is 4 levels to allow modular program implementation by using functions and subroutines.

1.2.7 ENHANCED WATCHDOG TIMER (WDT) OPERATION

The WDT is enabled by setting FUSE 2 in the configuration word. The WDT setting is latched and the fuse disabled during SLEEP mode to reduce current consumption.

If the WDT is disabled by FUSE 2, it can be enabled/disabled under program control using bit 4 in OPTION2 Register (SWDTEN). The software WDT control is disabled at power-up.

The current consumption of the on-chip oscillator (used for the watchdog, oscillator startup timer and sleep timer) is less than 1μA (typical) at 3 Volt operation.

1.2.8 REDUCED EXTERNAL RC OSCILLATOR STARTUP TIME

If the RC oscillator option is selected in the Configuration word (FOSC1=1 and FOSCO=1), the oscillator startup time is 1.0 ms nominal instead of 18 ms nominal. This is applicable after power-up (POR), either WDT interrupt or wake-up, external reset on MCLR, PCWU (wake on pin change) and Brown-out.

1.2.9 LOW-VOLTAGE OPERATION OF THE ENTIRE CPU DURING SLEEP

The voltage regulator can automatically lower the voltage to the core from 5 Volt to 3 Volt during sleep, resulting in reduced current consumption. This is an option bit (SL) in the OPTION2 register.

1.2.10 GLITCH FILTERS ON WAKE-UP PINS AND MCLRL

Glitch sensitive inputs for wake-up on pin change are filtered to reduce susceptibility to interference. A similar filter reduces false reset on MCLR.

1.2.11 PROGRAMMABLE CLOCK GENERATOR

When used in RC mode, the CLKOUT pin can be used as a programmable clock output. The output is connected to TMR0, bit 0 and by setting the prescaler, clock out frequencies of CLKIN/8 to CLKIN/1024 can be generated. The CLKOUT pin can also be used as a general purpose output by modifying TMR0, bit 0.

---

**TABLE 1-1: PIC16HV540 DEVICE**

<table>
<thead>
<tr>
<th></th>
<th>PIC16HV540</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock</td>
<td>Maximum Frequency (MHz)</td>
</tr>
<tr>
<td>Memory</td>
<td>EPROM Program Memory</td>
</tr>
<tr>
<td></td>
<td>RAM Data Memory</td>
</tr>
<tr>
<td>Peripherals</td>
<td>Timer Module(s)</td>
</tr>
<tr>
<td>Packages</td>
<td>I/O Pins</td>
</tr>
<tr>
<td></td>
<td>Voltage Range (Volts)</td>
</tr>
<tr>
<td></td>
<td>Number of Instructions</td>
</tr>
<tr>
<td></td>
<td>Packages</td>
</tr>
</tbody>
</table>

All PICmicro® devices have Power-on Reset, selectable WDT, selectable code protect and high I/O current capability.
2.0 PIC16HV540 DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC16HV540 Product Identification System at the back of this data sheet to specify the correct part number.

For the PIC16HV540 family of devices, there is one device type, as indicated in the device number:

1. HV, as in PIC16HV540. These devices have EPROM program memory and operate over the standard voltage range of 3.5 to 15 volts.

2.1 UV Erasable Devices

The UV erasable versions, offered in CERDIP packages, are optimal for prototype development and pilot programs.

UV erasable devices can be programmed for any of the four oscillator configurations. Microchip’s PICSTART\textsuperscript{\textregistered} and PRO MATE\textsuperscript{\textregistered} programmers both support programming of the PIC16HV540. Third party programmers also are available; refer to Literature Number DS00104 for a list of sources.

2.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must be programmed.

2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration bit options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. (Please contact your Microchip Technology sales office for more details.)

2.4 Serialized Quick-Turnaround-Production (SQTP) Devices

Microchip offers the unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number. (Please contact your Microchip Technology sales office for more details.)
3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16HV540 can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16HV540 uses a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12-bits wide making it possible to have all single word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (33) execute in a single cycle (200ns @ 20MHz) except for program branches.

The PIC16HV540 address 512 x 12 of program memory. All program memory is internal.

The PIC16HV540 can directly or indirectly address its register files and data memory. All special function registers including the program counter are mapped in the data memory. The PIC16HV540 has a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16HV540 simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC16HV540 device contains an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two’s complement in nature. In two-operand instructions, typically one operand is the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with the corresponding device pins described in Table 3-1.
FIGURE 3-1: PIC16HV540 BLOCK DIAGRAM
<table>
<thead>
<tr>
<th>Name</th>
<th>DIP, SOIC No.</th>
<th>SSOP No.</th>
<th>I/O/P Type</th>
<th>Input Levels</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RA0</td>
<td>17</td>
<td>19</td>
<td>I/O</td>
<td>TTL</td>
<td>Independently regulated Bi-directional I/O port — Vio</td>
</tr>
<tr>
<td>RA1</td>
<td>18</td>
<td>20</td>
<td>I/O</td>
<td>TTL</td>
<td>——</td>
</tr>
<tr>
<td>RA2</td>
<td>1</td>
<td>1</td>
<td>I/O</td>
<td>TTL</td>
<td>——</td>
</tr>
<tr>
<td>RA3</td>
<td>2</td>
<td>2</td>
<td>I/O</td>
<td>TTL</td>
<td>——</td>
</tr>
<tr>
<td>RB0</td>
<td>6</td>
<td>7</td>
<td>I/O</td>
<td>TTL</td>
<td>High-voltage Bi-directional I/O port. Sourced from VDD.</td>
</tr>
<tr>
<td>RB1</td>
<td>7</td>
<td>8</td>
<td>I/O</td>
<td>TTL</td>
<td>Wake-up on pin change</td>
</tr>
<tr>
<td>RB2</td>
<td>8</td>
<td>9</td>
<td>I/O</td>
<td>TTL</td>
<td>——</td>
</tr>
<tr>
<td>RB3</td>
<td>9</td>
<td>10</td>
<td>I/O</td>
<td>TTL</td>
<td>——</td>
</tr>
<tr>
<td>RB4</td>
<td>10</td>
<td>11</td>
<td>I/O</td>
<td>TTL</td>
<td>——</td>
</tr>
<tr>
<td>RB5</td>
<td>11</td>
<td>12</td>
<td>I/O</td>
<td>TTL</td>
<td>——</td>
</tr>
<tr>
<td>RB6</td>
<td>12</td>
<td>13</td>
<td>I/O</td>
<td>TTL</td>
<td>——</td>
</tr>
<tr>
<td>RB7</td>
<td>13</td>
<td>14</td>
<td>I/O</td>
<td>TTL</td>
<td>Wake-up on SLOW rising pin change.</td>
</tr>
<tr>
<td>T0CKI</td>
<td>3</td>
<td>3</td>
<td>I</td>
<td>ST</td>
<td>Clock input to Timer 0. Must be tied to VSS or VDD, if not in use, to reduce current consumption.</td>
</tr>
<tr>
<td>MCLR/VPP</td>
<td>4</td>
<td>4</td>
<td>I</td>
<td>ST</td>
<td>Master clear (reset) input/programming voltage input. This pin is an active low reset to the device. Voltage on the MCLR/VPP pin must not exceed VDD(1) to avoid unintended entering of programming mode.</td>
</tr>
<tr>
<td>OSC1/CLKIN</td>
<td>16</td>
<td>18</td>
<td>I</td>
<td>ST</td>
<td>Oscillator crystal input/external clock source input.</td>
</tr>
<tr>
<td>OSC2/CLKOUT</td>
<td>15</td>
<td>17</td>
<td>O</td>
<td>——</td>
<td>Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2/CLKOUT output is connected to TMR0, bit 0. Frequencies of CLKIN/8 to CLKIN/1024 can be generated on this pin.</td>
</tr>
<tr>
<td>VDD</td>
<td>14</td>
<td>15,16</td>
<td>P</td>
<td>——</td>
<td>Positive supply.</td>
</tr>
<tr>
<td>VSS</td>
<td>5</td>
<td>5,6</td>
<td>P</td>
<td>——</td>
<td>Ground reference.</td>
</tr>
</tbody>
</table>

Legend: I = input, O = output, I/O = input/output, P = power, —— = Not Used, TTL = TTL input, ST = Schmitt Trigger input.

**Note 1:** VDD during programming mode can not exceed parameter PD1 called out in the PIC16C5X Programming Specification (Literature number DS30190).
3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter is incremented every Q1, and the instruction is fetched from program memory and latched into instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2 and Example 3-1.

3.2 Instruction Flow/Pipelining

An Instruction Cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW

1. MOVLW 55H
   Fetch 1 Execute 1
2. MOVWF PORTB
   Fetch 2 Execute 2
3. CALL SUB_1
   Fetch 3 Execute 3
4. BSF PORTA, BIT3
   Fetch 4 Flush
   Fetch SUB_1 Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is “flushed” from the pipeline while the new instruction is being fetched and then executed.
4.0 MEMORY ORGANIZATION

PIC16HV540 memory is organized into program memory and data memory. For devices with more than 512 bytes of program memory, a paging scheme is used. Program memory pages are accessed using one or two STATUS register bits. For devices with a data memory register file of more than 32 registers, a banking scheme is used. Data memory banks are accessed using the File Selection Register (FSR).

4.1 Program Memory Organization

The PIC16HV540 has a 9-bit Program Counter (PC) capable of addressing a 512 x 12 program memory space (Figure 4-1). Accessing a location above the physically implemented address will cause a wrap-around.

The reset vector for the PIC16HV540 is at 1FFh. A NOP at the reset vector location will cause a restart at location 000h.

FIGURE 4-1: PIC16HV540 PROGRAM MEMORY MAP AND STACK

4.2 Data Memory Organization

Data memory is composed of registers, or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: special function registers and general purpose registers.

The special function registers include the TMR0 register, the Program Counter (PC), the Status Register, the I/O registers (ports), and the File Select Register (FSR). In addition, special purpose registers are used to control the I/O port configuration and prescaler options.

The general purpose registers are used for data and control information under command of the instructions. For the PIC16HV540, the register file is composed of 10 special function registers and 25 general purpose registers (Figure 4-2).

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file is accessed either directly or indirectly through the file select register FSR (Section 4.8).

FIGURE 4-2: PIC16HV540 REGISTER FILE MAP

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1).

The special registers can be classified into two sets. The special function registers associated with the “core” functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.
### TABLE 4-1: SPECIAL FUNCTION REGISTER SUMMARY

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>Value on Power-On Reset</th>
<th>Value on MCLR and WDT Reset</th>
<th>Value on Wake-up on Pin Change</th>
<th>Value on Brown-Out Reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>N/A</td>
<td>TRIS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>N/A</td>
<td>1111 1111 1111 1111</td>
<td>1111 1111 1111 1111</td>
<td>1111 1111 1111 1111</td>
</tr>
<tr>
<td>N/A</td>
<td>OPTION</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>N/A</td>
<td>1111 1111 1111 1111</td>
<td>1111 1111 1111 1111</td>
<td>1111 1111 1111 1111</td>
</tr>
<tr>
<td>N/A</td>
<td>OPTION2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>N/A</td>
<td>1111 1111 1111 1111</td>
<td>1111 1111 1111 1111</td>
<td>1111 1111 1111 1111</td>
</tr>
<tr>
<td>00h</td>
<td>INDF</td>
<td>Uses contents of FSR to address data memory (not a physical register)</td>
<td>xxxxx xxxxx uuuu uuuu uuuu uuuu xxxxx xxxxx</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>01h</td>
<td>TMR0</td>
<td>8-bit real-time clock/counter</td>
<td>xxxxx xxxxx uuuu uuuu uuuu uuuu xxxxx xxxxx</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>02h</td>
<td>PCL</td>
<td>Low order 8 bits of PC</td>
<td>1111 1111 1111 1111 1111 1111 1111 1111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>03h</td>
<td>STATUS</td>
<td>PCWUF, PA0, PA1, TO, PD, Z, DC, C</td>
<td>1001 1xxx 100q quuu 000u uuuu x00x xxxx</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>04h</td>
<td>FSR</td>
<td>Indirect data memory address pointer</td>
<td>111x xxxx 111u uuuu 111u uuuu 111x xxxx</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>05h</td>
<td>PORTA</td>
<td>RA3, RA2, RA1, RA0</td>
<td>---- xxxx ---- uuuu ---- uuuu ---- xxxx</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>06h</td>
<td>PORTB</td>
<td>RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0</td>
<td>xxxxx xxxxx uuuu uuuu uuuu uuuu xxxxx xxxxx</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Legend: Shaded boxes = unimplemented or unused, – = unimplemented, read as ‘0’ (if applicable) x = unknown, u = unchanged, q = value depends on condition.

**Note 1:** The upper byte of the Program Counter is not directly accessible. See Section 4.6 of the PIC16HV540 data sheet (DS40197B) for an explanation of how to access these bits.
4.3 STATUS Register

This register contains the arithmetic status of the ALU, the RESET status, and the page preselect bits for program memories larger than 512 words.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable while the PCWUF bit is a read/write bit. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

REGISTER 4-1: STATUS REGISTER (ADDRESS:03h)

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R-1</th>
<th>R-1</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCWUF</td>
<td>PA1</td>
<td>PA0</td>
<td>TO</td>
<td>PD</td>
<td>Z</td>
<td>DC</td>
<td>C</td>
</tr>
</tbody>
</table>

bit 7: **PCWUF**: Pin Change Reset bit
1 = After Power-up Reset (POR) or SLEEP command
0 = After a wake-up on pin change event

bit 6-5: Not Applicable

bit 4: **TO**: Time-out bit
1 = After power-up, CLRWDT instruction, or SLEEP instruction
0 = A WDT time-out occurred

bit 3: **PD**: Power-down bit
1 = After power-up or by the CLRWDT instruction
0 = By execution of the SLEEP instruction

bit 2: **Z**: Zero bit
1 = The result of an arithmetic or logic operation is zero
0 = The result of an arithmetic or logic operation is not zero

bit 1: **DC**: Digit carry/borrow bit (for ADDWF and SUBWF instructions)

ADDWF
1 = A carry from the 4th low order bit of the result occurred
0 = A carry from the 4th low order bit of the result did not occur

SUBWF
1 = A borrow from the 4th low order bit of the result did not occur
0 = A borrow from the 4th low order bit of the result occurred

bit 0: **C**: Carry/borrow bit (for ADDWF, SUBWF and RRF, RLF instructions)

ADDWF
1 = A carry occurred
0 = A carry did not occur

SUBWF
1 = A borrow did not occur
0 = A borrow occurred

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions be used to alter the STATUS register because these instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions, which do affect STATUS bits, see Section 8.0, Instruction Set Summary.
4.4 **OPTION Register**

The OPTION register is a 6-bit wide, write-only register which contains various control bits to configure the Timer0/WDT prescaler and Timer0.

By executing the `OPTION` instruction, the contents of the `W` register will be transferred to the OPTION register. A RESET sets the `OPTION<5:0>` bits.

Example 4-1 illustrates how to initialize the OPTION register.

**EXAMPLE 4-1: INSTRUCTIONS FOR INITIALIZING OPTION REGISTER**

```
movlw '0000 0111'b ; load OPTION setup value into W
OPTION ; initialize OPTION register
```

**REGISTER 4-2: OPTION REGISTER**

<table>
<thead>
<tr>
<th>U-0</th>
<th>U-0</th>
<th>W-1</th>
<th>W-1</th>
<th>W-1</th>
<th>W-1</th>
<th>W-1</th>
<th>W-1</th>
</tr>
</thead>
<tbody>
<tr>
<td>—</td>
<td>—</td>
<td>T0CS</td>
<td>T0SE</td>
<td>PSA</td>
<td>PS2</td>
<td>PS1</td>
<td>PS0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>bit7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>bit 7-6: Unimplemented</td>
<td></td>
</tr>
<tr>
<td>bit 5: T0CS: Timer0 Clock Source Select bit</td>
<td></td>
</tr>
<tr>
<td>1 = Transition on T0CKI pin</td>
<td></td>
</tr>
<tr>
<td>0 = Internal instruction cycle clock (CLKOUT)</td>
<td></td>
</tr>
<tr>
<td>bit 4: T0SE: Timer0 Source Edge Select bit</td>
<td></td>
</tr>
<tr>
<td>1 = Increment on high-to-low transition on T0CKI pin</td>
<td></td>
</tr>
<tr>
<td>0 = Increment on low-to-high transition on T0CKI pin</td>
<td></td>
</tr>
<tr>
<td>bit 3: PSA: Prescaler Assignment bit</td>
<td></td>
</tr>
<tr>
<td>1 = Prescaler assigned to the WDT</td>
<td></td>
</tr>
<tr>
<td>0 = Prescaler assigned to Timer0</td>
<td></td>
</tr>
<tr>
<td>bit 2-0: PS&lt;2:0&gt;: Prescaler Rate Select bits</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit Value</th>
<th>Timer0 Rate</th>
<th>WDT Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>1:2</td>
<td>1:1</td>
</tr>
<tr>
<td>001</td>
<td>1:4</td>
<td>1:2</td>
</tr>
<tr>
<td>010</td>
<td>1:8</td>
<td>1:4</td>
</tr>
<tr>
<td>011</td>
<td>1:16</td>
<td>1:8</td>
</tr>
<tr>
<td>100</td>
<td>1:32</td>
<td>1:16</td>
</tr>
<tr>
<td>101</td>
<td>1:64</td>
<td>1:32</td>
</tr>
<tr>
<td>110</td>
<td>1:128</td>
<td>1:64</td>
</tr>
<tr>
<td>111</td>
<td>1:256</td>
<td>1:128</td>
</tr>
</tbody>
</table>
4.5 **OPTION2 Register**

The OPTION2 register is a 6-bit wide, write-only register which contains various control bits to configure the added features on the PIC16HV540. A Power-on Reset sets the OPTION2<5:0> bits.

Example 4-2 illustrates how to initialize the OPTION2 register.

**Note:** All Power-on Resets will disable the Brown-out Detect circuit. All subsequent resets will not disable the Brown-out Detect if enabled.

**EXAMPLE 4-2: INSTRUCTIONS FOR INITIALIZING OPTION2 REGISTER**

```
movlw '0001 0111'b ; load OPTION2 setup value into W
tris 0x07 ; initialize OPTION2 register
```

**REGISTER 4-3: OPTION2 REGISTER (TRIS 07H)**

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>—</td>
<td>—</td>
<td>PCWU</td>
<td>SWDTEN</td>
<td>RL</td>
<td>SL</td>
<td>BODL</td>
<td>BODEN</td>
</tr>
</tbody>
</table>

- **W** = Writable bit
- **U** = Unimplemented bit
- **- n** = Value at POR reset

**bit7:** Unimplemented

**bit 5:** **PCWU:** Wake-up on Pin Change
- 1 = Disabled
- 0 = Enabled

**bit 4:** **SWDTEN:** Software Controlled WDT Enable bit
- 1 = WDT is turned off if the WDTEN configuration bit = 0
- 0 = WDT is on if the WDTEN configuration bit = 0; if WDTEN bit = 1, then SWDTEN is 'don’t care'

**bit 3:** **RL:** Regulated Voltage Level Select bit
- 1 = 5 volt
- 0 = 3 volt

**bit 2:** **SL:** Sleep Voltage Level Select bit
- 1 = RL bit setting
- 0 = 3 volt

**bit 1:** **BODL:** Brown-out Voltage Level Select bit
- 1 = RL bit setting, but SL during SLEEP
- 0 = 3 volt

**bit 0:** **BODEN:** Brown-out Enabled
- 1 = Disabled
- 0 = Enabled
4.6 Program Counter

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.

For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. (Figure 4-3).

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-3).

Instructions where the PCL is the destination, or Modify PCL instructions, include MOVWF PC, ADDWF PC, and BSF PC, 5.

Note: Because PC<8> is cleared in the CALL instruction, or any Modify PCL instruction, all subroutine calls or computed jumps are limited to the first 256 locations of any program memory page (512 words long).

FIGURE 4-3: LOADING OF PC BRANCH INSTRUCTIONS - PIC16HV540

4.6.1 EFFECTS OF RESET

The Program Counter is set upon a RESET, which means that the PC addresses the last location in the last page i.e., the reset vector.

The STATUS register page preselect bits are cleared upon a RESET, which means that page 0 is pre-selected.

Therefore, upon a RESET, a GOTO instruction at the reset vector location will automatically cause the program to jump to page 0.

4.7 Stack

PIC16HV540 device has a 12-bit wide L.I.F.O. (last in, first out) hardware 4 level stack.

A CALL instruction will push the current value of stack 1 into stack 2 and then push the current program counter value, incremented by one, into stack level 1. If more than four sequential CALL's are executed, only the most recent four return addresses are stored.

A RETLW instruction will pop the contents of stack level 1 into the program counter and then copy stack level 2 contents into level 1. If more than four sequential RETLW's are executed, the stack will be filled with the address previously stored in level 4. Note that the W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

Upon any reset, the contents of the stack remain unchanged, however the program counter (PCL) will also be reset to 0.

Note 1: There are no STATUS bits to indicate stack overflows or stack underflow conditions.

Note 2: There are no instructions mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL and RETLW instructions.
4.8 Indirect Data Addressing: INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a pointer). This is indirect addressing.

EXAMPLE 4-3: INDIRECT ADDRESSING

- Register file 05 contains the value 10h
- Register file 06 contains the value 0Ah
- Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDR register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).

A simple program to clear RAM locations 10h-1Fh using indirect addressing is shown in Example 4-4.

FIGURE 4-4: DIRECT/INDIRECT ADDRESSING

EXAMPLE 4-4: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

```
movlw 0x10 ;initialize pointer
movwf FSR ;to RAM
NEXT clrf INDF ;clear INDF register
incf FSR,F ;inc pointer
btfsc FSR,4 ;all done?
goto NEXT ;NO, clear next
CONTINUE ;YES, continue
```

The FSR is a 5-bit (PIC16HV540) wide register. It is used in conjunction with the INDF register to indirectly address the data memory area.

The FSR<4:0> bits are used to select data memory addresses 00h to 1Fh.

**PIC16HV540:** Do not use banking. FSR<6:5> are unimplemented and read as ’1’s.

**Note 1:** Bits 5 and 6 are unimplemented and read as 1’s.

**Note 2:** For register map detail, see Section 4.2.
5.0 I/O PORTS

As with any other register, the I/O registers can be written and read under program control. However, read instructions (e.g., MOVF PORTB, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance) since the I/O control registers (TRISA, TRISB) are all set.

5.1 PORTA

PORTA is a 4-bit I/O register. Only the low order 4 bits are used (RA3:RA0). Bits 7-4 are unimplemented and read as '0's. The inputs will tolerate input voltages as high as VIO and outputs will swing from VSS to VIO. The internal voltage regulator VIO powers PORTA I/O pads. The internal regulator output, VIO, is switchable between 3Vdc and 5Vdc, via the (RL) bit in the OPTION2 register.

5.2 PORTB

PORTB is an 8-bit I/O register (PORTB<7:0>). All 8 PORTB I/Os are high voltage I/O. The inputs will tolerate input voltages as high as VDD and outputs will swing from VSS to VDD. In addition, 5 of the PORTB pins can be configured for the wake-up on change feature. Pins RB0, RB1, RB2 and RB3 latch the state of the pin at the onset of sleep mode. (No “dummy” read of the PORTB pins is required prior to executing the SLEEP instruction.) A level change on the input resets the device, implementing wake-up on pin change. The PCWUF bit in the status register is cleared to indicate that a pin change caused the reset. This feature can be enabled/disabled in the OPTION2 register.

PORTB pin RB7 also exhibits this wake-up on pin high feature but is specially adapted for a slow-rising input signal. This special feature prevents excessive power consumption when desiring long sleep periods without using the watchdog timer and prescaler. PCWUF bit in the status register is cleared to indicate that a pin change caused the reset. This feature can be enabled/disabled in the OPTION2 register.

Only pins configured as inputs can cause this wake-up on pin change to occur.

To prevent false wake-up on pin change events on pins RB<0:3>, the pin state must be driven to a logic 1 or logic 0 and not left floating during the "SLEEP" state. For pin RB7, the pin state must be driven to logic 0 and allowed to ramp to a logic 1 for correct operation.

5.3 TRIS Registers

The output driver control registers are loaded with the contents of the W register by executing the TRIS f instruction. A '1' from a TRIS register bit puts the corresponding output driver in a hi-impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer.

Note: A read of the ports reads the pins, not the output data latches. That is, if an output driver on a pin is enabled and driven high, but the external system is holding it low, a read of the port will indicate that the pin is low.

The TRIS registers are “write-only” and are set (output drivers disabled) upon RESET.

5.4 I/O Interfacing

The equivalent circuit for the PORTA and PORTB I/O pins are shown in Figure 5-1 through Figure 5-4. All ports may be used for both input and output operation. For input operations, these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF PORTB, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit (in TRISA, TRISB) must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin can be programmed individually as input or output.
FIGURE 5-1: BLOCK DIAGRAM OF PORTA<0:3> PINS

FIGURE 5-2: BLOCK DIAGRAM OF PORTB<0:3> PINS
FIGURE 5-3: BLOCK DIAGRAM OF PORTB<4:6> PINS

FIGURE 5-4: BLOCK DIAGRAM OF PORTB<7> PIN
Table 5-1: Summary of Port Registers

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>Value on Power-On Reset</th>
<th>Value on MCLR and WDT Reset</th>
<th>Value on Wake-up on Pin Change</th>
<th>Value on Brown-Out Reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>N/A</td>
<td>TRIS</td>
<td>1111</td>
<td>1111</td>
<td>1111</td>
<td>1111</td>
<td>1111</td>
<td>1111</td>
<td>1111</td>
<td>1111</td>
<td>1111 1111</td>
<td>1111 1111</td>
<td>1111 1111</td>
<td>1111 1111</td>
</tr>
<tr>
<td>00h</td>
<td>PORTA</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000 0000</td>
<td>0000 0000</td>
<td>0000 0000</td>
<td>0000 0000</td>
</tr>
<tr>
<td>01h</td>
<td>PORTB</td>
<td>1111</td>
<td>1111</td>
<td>1111</td>
<td>1111</td>
<td>1111</td>
<td>1111</td>
<td>1111</td>
<td>1111</td>
<td>1111 1111</td>
<td>1111 1111</td>
<td>1111 1111</td>
<td>1111 1111</td>
</tr>
<tr>
<td>02h</td>
<td>STATUS</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000</td>
<td>0000 0000</td>
<td>0000 0000</td>
<td>0000 0000</td>
<td>0000 0000</td>
</tr>
<tr>
<td>N/A</td>
<td>OPTION2</td>
<td>1111</td>
<td>1111</td>
<td>1111</td>
<td>1111</td>
<td>1111</td>
<td>1111</td>
<td>1111</td>
<td>1111</td>
<td>1111 1111</td>
<td>1111 1111</td>
<td>1111 1111</td>
<td>1111 1111</td>
</tr>
</tbody>
</table>

Legend: Shaded boxes = unimplemented, read as ‘0’. ——= unimplemented, read as ‘0’, x = unknown, u = unchanged.

5.5 I/O Programming Considerations

5.5.1 Bi-Directional I/O Ports

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 5 of PORTB will cause all eight bits of PORTB to be read into the CPU, bit 5 to be set and the PORTB value to be written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (say bit 0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit 0 is switched into output mode later on, the content of the data latch may now be unknown.

Example 5-1 shows the effect of two sequential read-modify-write instructions (e.g., BCF, BSF, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin (“wired-or”, “wired-and”). The resulting high output currents may damage the chip.

Example 5-1: Read-Modify-Write Instructions on an I/O Port

;Initial PORT Settings
;PORTB<7:4> Inputs
;PORTB<3:0> Outputs
;PORTB<7:6> have external pull-ups and are
;not connected to other circuitry
;
; PORT latch PORT pins
;--------------
; BCF PORTB, 7 ;01pp xxxx 11pp xxxx
; BCF PORTB, 6 ;10pp xxxx 11pp xxxx
; MOVW 03Pb ;
; TRIS PORTB ;10pp xxxx 11pp xxxx
;
;Note that the user may have expected the pin
;values to be 00pp xxxx. The 2nd BCF caused
;RB7 to be latched as the pin value (High).

5.5.2 Successive Operations on I/O Ports

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-5). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that file to be read into the CPU, is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.
FIGURE 5-5: SUCCESSIVE I/O OPERATION

This example shows a write to PORTB followed by a read from PORTB.
6.0 TIMER0 MODULE AND TMR0 REGISTER

The Timer0 module has the following features:
- 8-bit timer/counter register, TMR0
  - Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
  - Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module, while Figure 6-2 shows the electrical structure of the Timer0 input.

Timer mode is selected by clearing the T0CS bit (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles (Figure 6-3 and Figure 6-4). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit (OPTION<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The incrementing edge is determined by the source edge select bit T0SE (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.1.

The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable. Section 6.2 details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 6-1.

FIGURE 6-1: TIMER0 BLOCK DIAGRAM

Note 1: Bits T0CS, T0SE, PSA, PS2, PS1 and PS0 are located in the OPTION register.
2: The prescaler is shared with the Watchdog Timer (Figure 6-6).
3: Bit 0 of TMR0 will be output on OSC2/CLKOUT pin when RC oscillator mode is selected.
**FIGURE 6-2: ELECTRICAL STRUCTURE OF T0CKI PIN**

![Electrical Structure of T0CKI Pin Diagram]

*Note 1: ESD protection circuits.*

**FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE**

![Timer0 Timing Diagram]

**FIGURE 6-4: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2**

![Timer0 Timing Diagram 1:2]

**TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0**

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>Value on Power-On Reset</th>
<th>Value on MCLR and WDT Reset</th>
<th>Value on Wake-up on Pin Change</th>
<th>Value on Brown-out Reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>01h</td>
<td>TMR0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XXXX XXXX</td>
<td>XXXX XXXX</td>
<td>XXXX XXXX</td>
<td>XXXX XXXX</td>
</tr>
<tr>
<td>N/A</td>
<td>OPTION</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-11 1111</td>
<td>-11 1111</td>
<td>-11 1111</td>
<td>-11 1111</td>
</tr>
</tbody>
</table>

Legend: Shaded cells: Unimplemented bits, - = unimplemented, x = unknown, u = unchanged.
6.1 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (TOSC) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.1.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for T0CKI to be high for at least 2TOSC (and a small RC delay of 20 ns) and low for at least 2TOSC (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for T0CKI to have a period of at least 4TOSC (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on T0CKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

6.1.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.

FIGURE 6-5: TIMER0 TIMING WITH EXTERNAL CLOCK

<table>
<thead>
<tr>
<th>External Clock Input or Prescaler Output (2)</th>
<th>External Clock/Prescaler Output After Sampling</th>
<th>Increment Timer0 (Q4)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q1</td>
<td>Q2</td>
<td>Q3</td>
</tr>
</tbody>
</table>

Note 1: Delay from clock input change to Timer0 increment is 3Tosc to 7Tosc. (Duration of Q = Tosc). Therefore, the error in measuring the interval between two edges on Timer0 input = ± 4Tosc max.

2: External clock if no prescaler selected, Prescaler output otherwise.
3: The arrows indicate the points in time where sampling occurs.
6.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer (WDT) (WDT postscaler not implemented on PIC16C52), respectively (Section 6.1.2). For simplicity, this counter is being referred to as “prescaler” throughout this data sheet. Note that the prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT, and vice-versa.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1,x, etc.) will clear the prescaler. When assigned to WDT, a CLRWD instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a RESET, the prescaler contains all ‘0’s.

6.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed “on the fly” during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

**EXAMPLE 6-1: CHANGING PRESCALER (TIMER0→WDT)**

1.  CLRWD T ;Clear WDT
2.  CLR TMR0 ;Clear TMR0 & Prescaler
3.  MOVWF ’00xx1111’b ;These 3 lines (5, 6, 7) are required only if desired
4.  OPTION
5.  CLRWD ;PS<2:0> are 000 or 001
6.  MOVWF ’00xx1xxx’b ;Set Postscaler to
7.  OPTION ;desired WDT rate

To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 6-2. This sequence must be used even if the WDT is disabled. A CLRWD instruction should be executed before switching the prescaler.

**EXAMPLE 6-2: CHANGING PRESCALER (WDT→TIMER0)**

1.  CLRWDT ;Clear WDT and ;prescaler
2.  MOVLW ’xxxx0xxx’ ;Select TMR0, new ;prescale value and ;clock source
3.  OPTION

6.3 Programmable Clock Generator

When the PIC16HV540 is programmed to operate in the RC oscillator mode, the CLKOUT pin is connected to the compliment state of TMR0<0>. Use of the prescaler rate select bits PSA:PS0 in the OPTION register will provide for frequencies of CLKIN/8 to CLKIN/1024 on the CLKOUT pin.

**EXAMPLE 6-3:**

<table>
<thead>
<tr>
<th>Fosc</th>
<th>PRESCALER SETTING/CLKOUT FREQUENCY</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>CLKIN/1024</td>
</tr>
<tr>
<td>1Mhz</td>
<td>976 Hz</td>
</tr>
<tr>
<td>2Mhz</td>
<td>1953 Hz</td>
</tr>
<tr>
<td>3Mhz</td>
<td>2930 Hz</td>
</tr>
<tr>
<td>4Mhz</td>
<td>3906 Hz</td>
</tr>
</tbody>
</table>

In addition to this mode of operation, TMR0<0> can be toggled via the bcf and bsf bit type instructions. For this mode, the T0CS bit in the OPTION register must be set to 1. This setting configures TMR0 to increment on the T0CKI pin. To set the CLKOUT pin high, a bcf TMR0,0 instruction is used and to set the CLKOUT pin low, the bsf TMR0,0 instruction is used. The T0CKI pin should be pulled high or low to prevent false state changes on the CLKOUT pin.
FIGURE 6-6: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER

Note 1: T0CS, T0SE, PSA, PS<2:0> are bits in the OPTION register.
2: SWDTEN is a bit in the OPTION2 register.
7.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits that deal with the needs of real-time applications. The PIC16HV540 family of microcontrollers has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These features are:

- Oscillator selection
- Reset
- Power-On Reset (POR)
- Brown-out Detect
- Device Reset Timer (DRT)
- Wake-up from SLEEP on Pin Change
- Enhanced Watchdog Timer (WDT)
- SLEEP
- Code protection

The PIC16HV540 Family has a Watchdog Timer which can be shut off only through configuration bit WDTEN. It runs off of its own RC oscillator for added reliability. There is a 18 ms delay provided by the Device Reset Timer (DRT), intended to keep the chip in reset until the crystal oscillator is stable. With this timer on-chip, most applications need no external reset circuitry.

7.1 Configuration Bits

Configuration bits can be programmed to select various device configurations. Two bits are for the selection of the oscillator type and one bit is the Watchdog Timer enable bit. Nine bits are code protection bits (Figure 7-1) for the PIC16HV540 devices.

REGISTER 7-1: CONFIGURATION WORD FOR PIC16HV540

<table>
<thead>
<tr>
<th>CP</th>
<th>CP</th>
<th>CP</th>
<th>CP</th>
<th>CP</th>
<th>CP</th>
<th>CP</th>
<th>CP</th>
<th>WDTEN</th>
<th>Fosc1</th>
<th>Fosc0</th>
</tr>
</thead>
<tbody>
<tr>
<td>bit11</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 11-3: CP: Code Protection bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 = Code protection off</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 = Code protection on</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 2: WDTEN: Watchdog Timer Enable bit</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 = WDT enabled</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 = WDT disabled (control is placed on the SWDTEN bit)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bit 1-0: Fosc&lt;1:0&gt;: Oscillator Selection bits</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11 = RC oscillator</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10 = HS oscillator</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>01 = XT oscillator</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 = LP oscillator</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note 1: Refer to the PIC16C5X Programming Specification (Literature number DS30190) to determine how to access the configuration word.
7.2 Oscillator Configurations

7.2.1 Oscillator Types

The PIC16HV540 can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LP: Low Power Crystal
- XT: Crystal/Resonator
- HS: High Speed Crystal/Resonator
- RC: Resistor/Capacitor

**Note:** Not all oscillator selections available for all parts. See Section 7.1.

7.2.2 Crystal Oscillator / Ceramic Resonators

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 7-1). The PIC16HV540 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source drive the OSC1/CLKIN pin (Figure 7-2).

**Note 1:** See Capacitor Selection tables for recommended values of C1 and C2.

**Note 2:** A series resistor (RS) may be required for AT strip cut crystals.

**Note 3:** RF varies with the crystal chosen (approx. value = 10 MΩ).

**Table 7-1: Capacitor Selection for Ceramic Resonators - PIC16HV540**

<table>
<thead>
<tr>
<th>Osc Type</th>
<th>Resonator Freq</th>
<th>Cap. Range C1</th>
<th>Cap. Range C2</th>
</tr>
</thead>
<tbody>
<tr>
<td>XT</td>
<td>455 kHz</td>
<td>68-100 pF</td>
<td>68-100 pF</td>
</tr>
<tr>
<td></td>
<td>2.0 MHz</td>
<td>15-33 pF</td>
<td>15-33 pF</td>
</tr>
<tr>
<td></td>
<td>4.0 MHz</td>
<td>10-22 pF</td>
<td>10-22 pF</td>
</tr>
<tr>
<td>HS</td>
<td>8.0 MHz</td>
<td>10-22 pF</td>
<td>10-22 pF</td>
</tr>
<tr>
<td></td>
<td>16.0 MHz</td>
<td>10 pF</td>
<td>10 pF</td>
</tr>
</tbody>
</table>

**Note:** These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

**Table 7-2: Capacitor Selection for Crystal Oscillator - PIC16HV540**

<table>
<thead>
<tr>
<th>Osc Type</th>
<th>Resonator Freq</th>
<th>Cap.Range C1</th>
<th>Cap. Range C2</th>
</tr>
</thead>
<tbody>
<tr>
<td>LP</td>
<td>32 kHz(1)</td>
<td>15 pF</td>
<td>15 pF</td>
</tr>
<tr>
<td>XT</td>
<td>100 kHz</td>
<td>15-30 pF</td>
<td>200-300 pF</td>
</tr>
<tr>
<td></td>
<td>200 kHz</td>
<td>15-30 pF</td>
<td>100-200 pF</td>
</tr>
<tr>
<td></td>
<td>455 kHz</td>
<td>15-30 pF</td>
<td>15-100 pF</td>
</tr>
<tr>
<td></td>
<td>1 MHz</td>
<td>15-30 pF</td>
<td>15-30 pF</td>
</tr>
<tr>
<td></td>
<td>2 MHz</td>
<td>15 pF</td>
<td>15 pF</td>
</tr>
<tr>
<td></td>
<td>4 MHz</td>
<td>15 pF</td>
<td>15 pF</td>
</tr>
<tr>
<td>HS</td>
<td>4 MHz</td>
<td>15 pF</td>
<td>15 pF</td>
</tr>
<tr>
<td></td>
<td>8 MHz</td>
<td>15 pF</td>
<td>15 pF</td>
</tr>
<tr>
<td></td>
<td>20 MHz</td>
<td>15 pF</td>
<td>15 pF</td>
</tr>
</tbody>
</table>

**Note 1:** For VDD > 4.5V, C1 = C2 = 30 pF is recommended.

**Note 2:** These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

**Note:** If you change from this device to another device, please verify oscillator characteristics in your application.
7.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 7-3 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 kΩ resistor provides the negative feedback for stability. The 10 kΩ potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

**FIGURE 7-3: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT (USING XT, HS OR LP OSCILLATOR MODE)**

![Parallel Resonant Oscillator Circuit](image)

Note: If you change from this device to another device, please verify oscillator characteristics in your application.

Figure 7-4 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 Ω resistors provide the negative feedback to bias the inverters in their linear region.

**FIGURE 7-4: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT (USING XT, HS OR LP OSCILLATOR MODE)**

![Series Resonant Oscillator Circuit](image)

Note: If you change from this device to another device, please verify oscillator characteristics in your application.

7.2.4 RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used.

Figure 7-5 shows how the R/C combination is connected to the PIC16HV540. For Rext values below 2.2 kΩ, the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g., 1 MΩ) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 3 kΩ and 100 kΩ.

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

![RC Oscillator Circuit](image)
The Electrical Specifications sections show RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications sections for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

When used in RC mode, the CLKOUT pin can be used as a programmable clock output. The output is connected to TMR0, bit 0, and by setting the prescaler rate select bits, clock out frequencies of CLKin/8 to CLKin/1024 can be generated.

7.3 Reset
PIC16HV540 devices may be reset in one of the following ways:

- Power-On Reset (POR)
- MCLR reset (normal operation)
- MCLR wake-up reset (from SLEEP)
- WDT reset (normal operation)
- WDT wake-up reset (from SLEEP)
- Wake-up from SLEEP on Pin Change
- Brown-out Detect

Table 7-3 shows these reset conditions for the PCL and STATUS registers.

Some registers are not affected in any reset condition. Their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a “reset state” on Power-On Reset (POR), MCLR or WDT Reset. A MCLR, WDT Wake-up from SLEEP or Wake-up from SLEEP on Pin Change also results in a device RESET, and not a continuation of operation before SLEEP.

The TO and PD bits (STATUS <4:3>) and PCWUF (STATUS<7>) are set or cleared depending on the different reset conditions (Section 7.9). These bits may be used to determine the nature of the reset.

Table 7-4 lists a full description of reset states of all registers. Figure 7-6 shows a simplified block diagram of the on-chip reset circuit.

**Note:** If you change from this device to another device, please verify oscillator characteristics in your application.
### TABLE 7-3: RESET CONDITIONS FOR SPECIAL REGISTERS

<table>
<thead>
<tr>
<th>Condition</th>
<th>PCL Addr: 02h</th>
<th>STATUS Addr: 03h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power-on Reset</td>
<td>1111 1111</td>
<td>1001 1xxx</td>
</tr>
<tr>
<td>MCLR Reset (normal operation)</td>
<td>1111 1111</td>
<td>u00u uuuu (1)</td>
</tr>
<tr>
<td>MCLR Wake-up (from SLEEP)</td>
<td>1111 1111</td>
<td>1001 0uuu</td>
</tr>
<tr>
<td>WDT Reset (normal operation)</td>
<td>1111 1111</td>
<td>u000 1uuu (2)</td>
</tr>
<tr>
<td>WDT Wake-up (from SLEEP)</td>
<td>1111 1111</td>
<td>1000 0uuu</td>
</tr>
<tr>
<td>Wake-up from SLEEP on Pin Change</td>
<td>1111 1111</td>
<td>000u uuuu</td>
</tr>
<tr>
<td>Brown-out Reset</td>
<td>1111 1111</td>
<td>x00x xxxx</td>
</tr>
</tbody>
</table>

Legend:  

- = unchanged,  

x = unknown,  

- = unimplemented read as '0'.

**Note 1:**  

TO and PD bits retain their last value until one of the other reset conditions occur.

2: The CLRWDT instruction will set the TO and PD bits.

### TABLE 7-4: RESET CONDITIONS FOR ALL REGISTERS

<table>
<thead>
<tr>
<th>Register</th>
<th>Address</th>
<th>Power-On Reset</th>
<th>MCLR or WDT Reset</th>
<th>Wake-up on Pin Change</th>
<th>Brown-out Reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>W</td>
<td>N/A</td>
<td>xxxxx xxxx</td>
<td>uuuu uuuu</td>
<td>uuuu uuuu</td>
<td>xxxxx xxxx</td>
</tr>
<tr>
<td>TRIS</td>
<td>N/A</td>
<td>1111 1111</td>
<td>1111 1111</td>
<td>1111 1111</td>
<td>1111 1111</td>
</tr>
<tr>
<td>OPTION</td>
<td>N/A</td>
<td>--11 1111</td>
<td>--11 1111</td>
<td>--11 1111</td>
<td>--11 1111</td>
</tr>
<tr>
<td>OPTION2</td>
<td>N/A</td>
<td>--11 1111</td>
<td>--uu uuuu</td>
<td>--uu uuuu</td>
<td>--xx xxxx</td>
</tr>
<tr>
<td>INDF</td>
<td>00h</td>
<td>xxxxx xxxx</td>
<td>uuuu uuuu</td>
<td>uuuu uuuu</td>
<td>xxxxx xxxx</td>
</tr>
<tr>
<td>TMR0</td>
<td>01h</td>
<td>xxxxx xxxx</td>
<td>uuuu uuuu</td>
<td>uuuu uuuu</td>
<td>xxxxx xxxx</td>
</tr>
<tr>
<td>PCL (1)</td>
<td>02h</td>
<td>1111 1111</td>
<td>1111 1111</td>
<td>1111 1111</td>
<td>1111 1111</td>
</tr>
<tr>
<td>STATUS (1)</td>
<td>03h</td>
<td>1001 1xxx</td>
<td>1007 ?uuu</td>
<td>000u uuuu</td>
<td>x00x xxxx</td>
</tr>
<tr>
<td>FSR</td>
<td>04h</td>
<td>111x xxxx</td>
<td>111u uuuu</td>
<td>111u uuuu</td>
<td>111x xxxx</td>
</tr>
<tr>
<td>PORTA</td>
<td>05h</td>
<td>---- xxxx</td>
<td>---- uuuu</td>
<td>---- uuuu</td>
<td>---- xxxx</td>
</tr>
<tr>
<td>PORTB</td>
<td>06h</td>
<td>xxxxx xxxx</td>
<td>uuuu uuuu</td>
<td>uuuu uuuu</td>
<td>xxxxx xxxx</td>
</tr>
<tr>
<td>General Purpose Register Files</td>
<td>07-1Fh</td>
<td>xxxxx xxxx</td>
<td>uuuu uuuu</td>
<td>uuuu uuuu</td>
<td>xxxxx xxxx</td>
</tr>
</tbody>
</table>

Legend:  

- = unchanged,  

x = unknown,  

- = unimplemented, read as '0',  

q = see tables in Section 7.10 for possible values.

? = value depends on condition.

**Note 1:** See Table 7-3 for reset value for specific conditions.

### FIGURE 7-6: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT
7.4 Power-On Reset (POR)

The PIC16HV540 incorporates on-chip Power-on Reset (POR) circuitry which provides an internal chip reset for most power-up situations. To use this feature, the user merely ties the MCLR/VPP pin to VDD. A simplified block diagram of the on-chip Power-on Reset circuit is shown in Figure 7-7.

The Power-on Reset circuit and the Device Reset Timer (Section 7.5) circuit are closely related. On power-up, the reset latch is set and the DRT is reset. The DRT timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms, it will reset the reset latch and thus end the on-chip reset signal.

A power-up example where MCLR is not tied to VDD is shown in Figure 7-8. VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of reset TDRT msec after MCLR goes high.

In Figure 7-9, the on-chip Power-on Reset feature is being used (MCLR and VDD are tied together). The VDD is stable before the start-up timer times out and there is no problem in getting a proper reset. However, Figure 7-10 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses a high on the MCLR/VPP pin, and when the MCLR/VPP pin (and VDD) actually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip is, therefore, not guaranteed to function correctly. For such situations, we recommend that external RC circuits be used to achieve longer POR delay times (Figure 7-7).

**Note:** When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

For more information on PIC16HV540 POR, see Power-Up Considerations - AN522 in the Embedded Control Handbook.

The POR circuit does not produce an internal reset when VDD declines.
When VDD rises slowly, the TDRT time-out expires long before VDD has reached its final value. In this example, the chip will reset properly if, and only if, \( V1 \geq VDD \text{ min} \).
7.5 Device Reset Timer (DRT)

In the PIC16HV540, the Device Reset Timer (DRT) runs any time the device is powered up. DRT runs from reset and varies based on oscillator selection (see Table 7-5).

The DRT provides a fixed 18 ms nominal time-out on reset. The DRT operates on an internal RC oscillator. The processor is kept in RESET as long as the DRT is active. The DRT delay allows Vdd to rise above Vdd min., and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the device in a RESET condition for approximately 18 ms after the voltage on the MCLR/VPP pin has reach a logic high (VIH) level. Thus, external RC networks connected to the MCLR input are not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications.

The Device Reset time delay will vary from chip to chip due to V DD, temperature, and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out, MCLR Reset, Wake-up from SLEEP on Pin Change and Brown-out Reset. When the external RC oscillator mode is selected, all DRT periods, after the initial POR, are 1 ms (typical).

<table>
<thead>
<tr>
<th>Oscillator Configuration</th>
<th>POR Reset</th>
<th>Subsequent Resets</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXTRC</td>
<td>18 ms (typical)</td>
<td>1 ms (typical)</td>
</tr>
<tr>
<td>LP, XT &amp; HS</td>
<td>18 ms (typical)</td>
<td>18 ms (typical)</td>
</tr>
</tbody>
</table>

7.6 Brown-Out Detect (BOD)

The PIC16HV540 has on-chip Brown-out Detect circuitry. If enabled and if the internal power, V REG, falls below parameter BVDD (see Section 10.1), for greater time than parameter TBOD (See Table 10-3) the brown-out condition will reset the chip. A reset is not guaranteed if V REG falls below BVDD for less time than parameter TBOD.

On resets (Brown-out, Watchdog, MCLR and Wake-up on Pin Change), the chip will remain in reset until V REG rises above BVDD. Once the BVDD threshold has been met the DRT will now be invoked and will keep the chip in reset an additional 18mS (LP, XT and HS oscillator modes) or 1mS for EXTRC.

If V REG drops below BVDD while the DRT is running, the chip will go back into a Brown-out Reset and the DRT will be re-initialized. Once V REG rises above the BVDD, the DRT will execute the specified time period. Figure 7-11 shows typical Brown-out situations.

The Brown-out Detect circuit can be disabled or enabled by setting the BODEN bit in the OPTION2 SFR. The Brown-out Detect is disabled upon all Power-on Resets (POR).

7.6.1 IMPLEMENTING THE ON-CHIP BOD CIRCUIT

The PIC16HV540 BOD circuitry differs from “conventional” brown-out detect circuitry in that the BOD circuitry on the PIC16HV540 does not directly detect “dips” in the external VDD supply voltage but rather the internal V REG. The functionality of the BOD circuitry ensures that program execution will halt and a reset state will be entered into prior to the internal logic becoming corrupted. The BOD circuit has two selectable voltage settings, nominally 5V and 3V. Each regulation voltage setting with its associated minimum and maximum BVDD parameters has an intended operational mode that must be carefully considered.

For the 5V V REG setting, the minimum BVDD parameter is 2.7V. This minimum BVDD voltage is below the part V DD minimum requirements. This operational setting is primarily intended for use when the PIC16HV540 is operating at 4MHz and VDD > 5.5V.

For the 3V V REG setting, the minimum BVDD parameter is 1.8V. This minimum BVDD voltage is below the part V DD minimum requirements. This operational setting is primarily intended for use when the PIC16HV540 is in SLEEP. RAM retention is protected by the 1.8V trip level.

For the regulation and Brown-out circuits to function as intended the applied VDD is nominally 0.5V greater than the regulation voltage setting.

Finally, if the internal brown-out circuit is deemed not to meet system design requirements then an external brown-out protection circuit may be required. Microchip offers a complete family of voltage supervisor products which can meet most design requirements.
7.7 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins have been stopped, for example, by execution of a SLEEP instruction. During normal operation or SLEEP, a WDT Reset or Wake-up Reset generates a device RESET.

The TO bit (STATUS<4>) will be cleared upon a Watchdog Timer Reset.

The Watchdog Timer is enabled/disabled by a device configuration bit (see Figure 7-1). If the WDT is enabled, software execution may not disable this function. When the WDTEN configuration bit is cleared, the SWDTEN bit, OPTION2<4>, enables/disables the operation of the WDT.

7.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, time-out a period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see DC specs).

Under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

7.7.2 WDT PROGRAMMING CONSIDERATIONS

The CLR WDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device RESET.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum SLEEP time before a WDT Wake-up Reset.

7.8 Internal Voltage Regulators

The PIC16HV540 has 2 internal voltage regulators. The PORTA I/O pads and OSC2 are powered by one internal voltage regulator VIO, while the second internal voltage regulator VREG powers the PICmicro® device core. Both regulated voltage levels can be synchronously switched in the active modes between 3V and 5V through bit "RL" in the OPTION2 register. In addition, the "SL" bit in the OPTION2 register can be used to control the core’s regulated voltage level during SLEEP mode. VREG regulates the 15V power applied to the VDD pin.

The on-chip Brown-out Detect circuitry monitors the CPU regulated voltage VREG for determining if a brown-out reset is generated (see Section 7.6 for more details on the BOD).

The regulator circuits are identical in functional nature but only the VIO regulator voltage can be measured, externally (See Section 10.1 for VIO parameters). The operational voltage range and pin loading requirements must be considered to ensure proper system operation. For example, if 3V regulation is implemented during the SLEEP mode and 40mA is being sourced from PORTA, the VIO regulation voltage may approach the specified minimum voltage. This may be an issue to consider for connections to external circuitry. Likewise, if zero current is sourced from the PORTA pins, the regulation
voltage may approach the maximum value. Again this condition should be considered when interfacing to external circuitry.

In addition, the voltage level applied to the external \( V_{DD} \) pin and operational temperature affects the internal regulation voltage.

**FIGURE 7-12: WATCHDOG TIMER BLOCK DIAGRAM**

**TABLE 7-6: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER**

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>Value on Power-On Reset</th>
<th>Value on MCLR and WDT Reset</th>
<th>Value on Wake-up on Pin Change</th>
<th>Value on Brown-out Reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>N/A</td>
<td>OPTION</td>
<td>—</td>
<td>—</td>
<td>T0CS</td>
<td>T0SE</td>
<td>PSA</td>
<td>PS2</td>
<td>PS1</td>
<td>PS0</td>
<td>--11 1111</td>
<td>--11 1111</td>
<td>--11 1111</td>
<td>--11 1111</td>
</tr>
<tr>
<td>N/A</td>
<td>OPTION2</td>
<td>—</td>
<td>—</td>
<td>PCWU</td>
<td>SWDTEN</td>
<td>RL</td>
<td>SL</td>
<td>BODL</td>
<td>BODEN</td>
<td>--UU UUUU</td>
<td>--UU UUUU</td>
<td>--UU UUUU</td>
<td>--xx xxxxx</td>
</tr>
</tbody>
</table>

Legend: Shaded boxes = Not used by Watchdog Timer, — = unimplemented, read as '0', u = unchanged, x = unknown.
7.9 Time-out Sequence and Power-down Status Bits (TO/PD/PCWUF)

The TO, PD and PCWUF bits in the STATUS register can be tested to determine if a RESET condition has been caused by a power-up condition, a MCLR, Watchdog Timer (WDT) Reset, WDT Wake-up Reset, or Wake-up from SLEEP on Pin Change.

TABLE 7-7: TO/PD/PCWUF STATUS AFTER RESET

<table>
<thead>
<tr>
<th>PCWUF</th>
<th>TO</th>
<th>PD</th>
<th>RESET was caused by</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Power-up (POR)</td>
</tr>
<tr>
<td>u</td>
<td>u</td>
<td>u</td>
<td>MCLR Reset (normal operation)(1)</td>
</tr>
<tr>
<td>u</td>
<td>1</td>
<td>0</td>
<td>MCLR Wake-up Reset (from SLEEP)</td>
</tr>
<tr>
<td>u</td>
<td>0</td>
<td>1</td>
<td>WDT Reset (normal operation)</td>
</tr>
<tr>
<td>u</td>
<td>0</td>
<td>0</td>
<td>WDT Wake-up Reset (from SLEEP)</td>
</tr>
<tr>
<td>0</td>
<td>u</td>
<td>u</td>
<td>Wake-up from SLEEP on Pin Change</td>
</tr>
<tr>
<td>x</td>
<td>x</td>
<td>x</td>
<td>Brown-out Reset</td>
</tr>
</tbody>
</table>

Legend: u = unchanged, x = unknown
Note 1: The TO and PD and PCWUF bits maintain their status (u) until a reset occurs. A low-pulse on the MCLR input does not change the TO and PD and PCWUF status bits.

These STATUS bits are only affected by events listed in Table 7-8.

TABLE 7-8: EVENTS AFFECTING TO/PD STATUS BITS

<table>
<thead>
<tr>
<th>Event</th>
<th>PCWUF</th>
<th>TO</th>
<th>PD</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power-up</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>WDT Time-out</td>
<td>u</td>
<td>0</td>
<td>u</td>
<td>No effect on PD</td>
</tr>
<tr>
<td>SLEEP instruction</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>CLRWDUT instruction</td>
<td>u</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Wake-up from SLEEP on Pin Change</td>
<td>0</td>
<td>u</td>
<td>u</td>
<td></td>
</tr>
</tbody>
</table>

Legend: u = unchanged
Note: A WDT time-out will occur regardless of the status of the TO bit. A SLEEP instruction will be executed, regardless of the status of the PD bit. Table 7-7 reflects the status of TO and PD after the corresponding event.

Table 7-3 lists the reset conditions for the special function registers, while Table 7-4 lists the reset conditions for all the registers.

7.10 Power-down Mode (SLEEP)

A device may be powered down (SLEEP) and later powered up (Wake-up from SLEEP).

7.10.1 SLEEP

The Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the TO bit (STATUS<4>) is set, the PD bit (STATUS<3>) is cleared, the PCWUF bit (STATUS<7>) is set and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, driving low, or hi-impedance).

It should be noted that a RESET generated by a WDT time-out does not drive the MCLR/VPP pin low.

For lowest current consumption while powered down, the T0CKI input should be at VDD or VSS and the MCLR/VPP pin must be at a logic high level (VIH MCLR).

7.10.2 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

1. An external reset input on MCLR/VPP pin.
2. A Watchdog Timer Time-out Reset (if WDT was enabled).
3. A change on input pins PORTB:<0-3,7> when Wake-up on Pin Change is enabled.

These events cause a device RESET. The TO and PD and PCWUF bits can be used to determine the cause of device RESET. The TO bit is cleared if a WDT time-out occurred (and caused wake-up). The PD bit, which is set on power-up, is cleared when SLEEP is invoked.

The PCWUF bit indicates a change in state while in SLEEP at pins PORTB:<0-3,7> (since the SLEEP state was entered).

The WDT is cleared when the device wakes from SLEEP regardless of the wake-up source.
7.11 **Program Verification/Code Protection**

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

**Note:** Microchip does not recommend code protecting windowed devices.

7.12 **ID Locations**

Four memory locations are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify.

Use only the lower 4 bits of the ID locations and always program the upper 8 bits as ‘1’s.

**Note:** Microchip will assign a unique pattern number for QTP and SQTP requests and for ROM devices. This pattern number will be unique and traceable to the submitted code.
8.0 INSTRUCTION SET SUMMARY

Each PIC16HV540 instruction is a 12-bit word divided into an OPCODE, which specifies the instruction type, and one or more operands which further specify the operation of the instruction. The PIC16HV540 instruction set summary in Table 8-2 groups the instructions into byte-oriented, bit-oriented, and literal and control operations. Table 8-1 shows the opcode field descriptions.

For byte-oriented instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator is used to specify which one of the 32 file registers is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For bit-oriented instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For literal and control operations, 'k' represents an 8 or 9-bit constant or literal value.

<table>
<thead>
<tr>
<th>TABLE 8-1: OPCODE FIELD DESCRIPTIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Field</td>
</tr>
<tr>
<td>'f'</td>
</tr>
<tr>
<td>'W'</td>
</tr>
<tr>
<td>'b'</td>
</tr>
<tr>
<td>'k'</td>
</tr>
<tr>
<td>'x'</td>
</tr>
<tr>
<td>'d'</td>
</tr>
<tr>
<td>label</td>
</tr>
<tr>
<td>TOS</td>
</tr>
<tr>
<td>PC</td>
</tr>
<tr>
<td>WDT</td>
</tr>
<tr>
<td>TO</td>
</tr>
<tr>
<td>PD</td>
</tr>
<tr>
<td>dest</td>
</tr>
<tr>
<td>[ ]</td>
</tr>
<tr>
<td>( )</td>
</tr>
<tr>
<td>→</td>
</tr>
<tr>
<td>&lt; &gt;</td>
</tr>
<tr>
<td>∈</td>
</tr>
<tr>
<td>italics</td>
</tr>
</tbody>
</table>

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μs. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μs.

Figure 8-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhi

where 'h' signifies a hexadecimal digit.

FIGURE 8-1: GENERAL FORMAT FOR INSTRUCTIONS

<table>
<thead>
<tr>
<th>Byte-oriented file register operations</th>
</tr>
</thead>
<tbody>
<tr>
<td>11 6 5 4 0</td>
</tr>
<tr>
<td>OPCODE d f (FILE #)</td>
</tr>
<tr>
<td>d = 0 for destination W d = 1 for destination f f = 5-bit file register address</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit-oriented file register operations</th>
</tr>
</thead>
<tbody>
<tr>
<td>11 8 7 5 4 0</td>
</tr>
<tr>
<td>OPCODE b (BIT #) f (FILE #)</td>
</tr>
<tr>
<td>b = 3-bit bit address f = 5-bit file register address</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Literal and control operations (except GOTO)</th>
</tr>
</thead>
<tbody>
<tr>
<td>11 8 7 0</td>
</tr>
<tr>
<td>OPCODE k (literal)</td>
</tr>
<tr>
<td>k = 8-bit immediate value</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Literal and control operations - GOTO instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>11 9 8 0</td>
</tr>
<tr>
<td>OPCODE k (literal)</td>
</tr>
<tr>
<td>k = 9-bit immediate value</td>
</tr>
</tbody>
</table>
### TABLE 8-2: INSTRUCTION SET SUMMARY

<table>
<thead>
<tr>
<th>Mnemonic, Operands</th>
<th>Description</th>
<th>Cycles</th>
<th>12-Bit Opcode</th>
<th>Status Affected</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDWF f,d</td>
<td>Add W and f</td>
<td>1</td>
<td>0001</td>
<td>f, d</td>
<td>1,2,4</td>
</tr>
<tr>
<td>ANDWF f,d</td>
<td>AND W with f</td>
<td>1</td>
<td>0001</td>
<td>d, d</td>
<td>2,4</td>
</tr>
<tr>
<td>CLRF f</td>
<td>Clear f</td>
<td>1</td>
<td>0000</td>
<td>f</td>
<td></td>
</tr>
<tr>
<td>CLRW</td>
<td>Clear W</td>
<td>1</td>
<td>0000</td>
<td>0100, 0000</td>
<td>Z</td>
</tr>
<tr>
<td>COMF f,d</td>
<td>Complement f</td>
<td>1</td>
<td>0010</td>
<td>f, d</td>
<td>Z</td>
</tr>
<tr>
<td>DECF d</td>
<td>Decrement f</td>
<td>1</td>
<td>0000</td>
<td>f, d</td>
<td>Z</td>
</tr>
<tr>
<td>DECFSZ f,d</td>
<td>Decrement f, Skip if 0</td>
<td>1(2)</td>
<td>0010</td>
<td>f, d</td>
<td>None</td>
</tr>
<tr>
<td>INCF f,d</td>
<td>Increment f</td>
<td>1</td>
<td>0010</td>
<td>10df</td>
<td>Z, 2,4</td>
</tr>
<tr>
<td>INCFSZ f,d</td>
<td>Increment f, Skip if 0</td>
<td>1(2)</td>
<td>0011</td>
<td>10df</td>
<td>None</td>
</tr>
<tr>
<td>IORWF f,d</td>
<td>Inclusive OR W with f</td>
<td>1</td>
<td>0001</td>
<td>00df</td>
<td>Z, 2,4</td>
</tr>
<tr>
<td>MOVF</td>
<td>Move f</td>
<td>1</td>
<td>0010</td>
<td>00df</td>
<td>Z, 2,4</td>
</tr>
<tr>
<td>MOVWF f</td>
<td>Move W to f</td>
<td>1</td>
<td>0000</td>
<td>01df</td>
<td>None</td>
</tr>
<tr>
<td>NOP</td>
<td>No Operation</td>
<td>1</td>
<td>0000</td>
<td>0000, 0000</td>
<td>None</td>
</tr>
<tr>
<td>RLF f,d</td>
<td>Rotate left f through Carry</td>
<td>1</td>
<td>0011</td>
<td>01df</td>
<td>C</td>
</tr>
<tr>
<td>RRF f,d</td>
<td>Rotate right f through Carry</td>
<td>1</td>
<td>0011</td>
<td>00df</td>
<td>C</td>
</tr>
<tr>
<td>SUBWF f,d</td>
<td>Subtract W from f</td>
<td>1</td>
<td>0000</td>
<td>10df</td>
<td>C, DC, Z</td>
</tr>
<tr>
<td>SWAPF f,d</td>
<td>Swap f</td>
<td>1</td>
<td>0011</td>
<td>10df</td>
<td>None</td>
</tr>
<tr>
<td>XORWF f,d</td>
<td>Exclusive OR W with f</td>
<td>1</td>
<td>0001</td>
<td>10df</td>
<td>Z, 2,4</td>
</tr>
</tbody>
</table>

#### BIT-ORIENTED FILE REGISTER OPERATIONS

<table>
<thead>
<tr>
<th>Mnemonic, Operands</th>
<th>Description</th>
<th>Cycles</th>
<th>12-Bit Opcode</th>
<th>Status Affected</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>BCF f,b</td>
<td>Bit Clear f</td>
<td>1</td>
<td>0100</td>
<td>bbf</td>
<td>None</td>
</tr>
<tr>
<td>BSF f,b</td>
<td>Bit Set f</td>
<td>1</td>
<td>0101</td>
<td>bbf</td>
<td>None</td>
</tr>
<tr>
<td>BTFSC f,b</td>
<td>Bit Test f, Skip if Clear</td>
<td>1(2)</td>
<td>0110</td>
<td>bbf</td>
<td>None</td>
</tr>
<tr>
<td>BTFS f,b</td>
<td>Bit Test f, Skip if Set</td>
<td>1(2)</td>
<td>0111</td>
<td>bbf</td>
<td>None</td>
</tr>
</tbody>
</table>

#### LITERAL AND CONTROL OPERATIONS

<table>
<thead>
<tr>
<th>Mnemonic, Operands</th>
<th>Description</th>
<th>Cycles</th>
<th>12-Bit Opcode</th>
<th>Status Affected</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>ANDLW k</td>
<td>AND literal with W</td>
<td>1</td>
<td>1110</td>
<td>kkkk, kkkk</td>
<td>Z</td>
</tr>
<tr>
<td>CALL k</td>
<td>Call subroutine</td>
<td>2</td>
<td>1001</td>
<td>kkkk</td>
<td>None</td>
</tr>
<tr>
<td>CLRWDT k</td>
<td>Clear Watchdog Timer</td>
<td>1</td>
<td>0000</td>
<td>0000, 0100</td>
<td>TO, PD</td>
</tr>
<tr>
<td>GOTO k</td>
<td>Unconditional branch</td>
<td>2</td>
<td>101k</td>
<td>kkkk, kkkk</td>
<td>None</td>
</tr>
<tr>
<td>IORLW k</td>
<td>Inclusive OR Literal with W</td>
<td>1</td>
<td>1101</td>
<td>kkkk, kkkk</td>
<td>Z</td>
</tr>
<tr>
<td>MOVLW k</td>
<td>Move Literal to W</td>
<td>1</td>
<td>1100</td>
<td>kkkk</td>
<td>None</td>
</tr>
<tr>
<td>OPTION k</td>
<td>Load OPTION register</td>
<td>1</td>
<td>0000</td>
<td>0000, 0010</td>
<td>None</td>
</tr>
<tr>
<td>RETLW k</td>
<td>Return, place Literal in W</td>
<td>2</td>
<td>1000</td>
<td>kkkk, kkkk</td>
<td>None</td>
</tr>
<tr>
<td>SLEEP</td>
<td>Go into standby mode</td>
<td>1</td>
<td>0000</td>
<td>0000, 0011</td>
<td>TO, PD, PCWUF</td>
</tr>
<tr>
<td>TRIS f</td>
<td>Load TRIS register</td>
<td>1</td>
<td>0000</td>
<td>0000, 00ff</td>
<td>None</td>
</tr>
<tr>
<td>XORLW k</td>
<td>Exclusive OR Literal to W</td>
<td>1</td>
<td>1111</td>
<td>kkkk, kkkk</td>
<td>Z</td>
</tr>
</tbody>
</table>

**Note 1:** The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except for **GOTO.** (See individual device data sheets, Memory Section/Indirect Data Addressing, INDF and FSR Registers)

**Note 2:** When an I/O register is modified as a function of itself (e.g. **MOVF PORTB, 1**), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

**Note 3:** The instruction **TRIS f**, where f = 5 or 6 causes the contents of the W register to be written to the tristate latches of PORTA or B respectively. A '1' forces the pin to a hi-impedance state and disables the output buffers.

**Note 4:** If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).
ADDWF Add W and f
Syntax: \[[label]\] ADDWF f,d
Operands: \(0 \leq f \leq 31\)
\(d \in \{0,1\}\)
Operation: \((W) + (f) \rightarrow (\text{dest})\)
Status Affected: C, DC, Z
Encoding: \(0001\) b1df ffff
Description: Add the contents of the W register and register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is '1' the result is stored back in register 'f'.

Words: 1
Cycles: 1
Example: ADDWF FSR, 0

Before Instruction
\(W = 0x17\)
FSR = 0xC2

After Instruction
\(W = 0xD9\)
FSR = 0xC2

ANDWF AND W with f
Syntax: \[[label]\] ANDWF f,d
Operands: \(0 \leq f \leq 31\)
\(d \in \{0,1\}\)
Operation: \((W) .\text{AND.} (f) \rightarrow (\text{dest})\)
Status Affected: Z
Encoding: \(0001\) b1df ffff
Description: The contents of the W register are AND'ed with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is '1' the result is stored back in register 'f'.

Words: 1
Cycles: 1
Example: ANDWF FSR, 1

Before Instruction
\(W = 0x17\)
FSR = 0xC2

After Instruction
\(W = 0x17\)
FSR = 0x02

BCF Bit Clear f
Syntax: \[[label]\] BCF f,b
Operands: \(0 \leq f \leq 31\)
\(0 \leq b \leq 7\)
Operation: \(0 \rightarrow (f<\text{b}>)\)
Status Affected: None
Encoding: \(0100\) bbbf ffff
Description: Bit 'b' in register 'f' is cleared.

Words: 1
Cycles: 1
Example: BCF FLAG_REG, 7

Before Instruction
FLAG_REG = 0xC7

After Instruction
FLAG_REG = 0x47
### BSF
**Bit Set f**

<table>
<thead>
<tr>
<th>Syntax:</th>
<th><code>[ label ] BSF f,b</code></th>
</tr>
</thead>
</table>
| Operands: | $0 \leq f \leq 31$  
| | $0 \leq b \leq 7$  
| Operation: | $1 \rightarrow (f<b>)$ |
| Status Affected: | None |
| Encoding: | `0101 bbbf ffff` |
| Description: | Bit 'b' in register 'f' is set. |
| Words: | 1 |
| Cycles: | 1 |

#### Example:

- **Before Instruction**
  - `FLAG_REG = 0x0A`
- **After Instruction**
  - `FLAG_REG = 0x8A`

### BTFSC
**Bit Test f, Skip if Clear**

<table>
<thead>
<tr>
<th>Syntax:</th>
<th><code>[ label ] BTFSC f,b</code></th>
</tr>
</thead>
</table>
| Operands: | $0 \leq f \leq 31$  
| | $0 \leq b \leq 7$  
| Operation: | skip if $(f<b>) = 0$ |
| Status Affected: | None |
| Encoding: | `0110 bbbf ffff` |
| Description: | If bit 'b' in register 'f' is 0 then the next instruction is skipped. If bit 'b' is 0 then the next instruction fetched during the current instruction execution, is discarded and an NOP is executed instead, making this a 2 cycle instruction. |
| Words: | 1 |
| Cycles: | 1(2) |

#### Example:

- **Before Instruction**
  - `HERE BTFSC FLAG,1`
- **After Instruction**
  - If `FLAG<1> = 0`, `PC = address(HERE)`
  - If `FLAG<1> = 1`, `PC = address(TRUE)`

### BTFSS
**Bit Test f, Skip if Set**

<table>
<thead>
<tr>
<th>Syntax:</th>
<th><code>[ label ] BTFSS f,b</code></th>
</tr>
</thead>
</table>
| Operands: | $0 \leq f \leq 31$  
| | $0 \leq b < 7$  
| Operation: | skip if $(f<b>) = 1$ |
| Status Affected: | None |
| Encoding: | `0111 bbbf ffff` |
| Description: | If bit 'b' in register 'f' is '1' then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution is discarded and an NOP is executed instead, making this a 2 cycle instruction. |
| Words: | 1 |
| Cycles: | 1(2) |

#### Example:

- **Before Instruction**
  - `HERE BTFSS FLAG,1`
- **After Instruction**
  - `FALSE GOTO PROCESS_CODE`
  - `TRUE`
CALL Subroutine Call
Syntax: \[
\text{label} \] \text{CALL} \ k
Operands: \(0 \leq k \leq 255\)
Operation: \(\text{PC} + 1 \rightarrow \text{Top of Stack}; \)
\(k \rightarrow \text{PC}<7:0>; \)
\(\text{STATUS}<6:5> \rightarrow \text{PC}<10:9>; \)
\(0 \rightarrow \text{PC}<8>\)
Status Affected: None
Encoding: \[
0001 \ \text{kkkk} \ \text{kkkk}
\]
Description: Subroutine call. First, return address
\((\text{PC}+1)\) is pushed onto the stack. The
eight bit immediate address is loaded
into PC bits <7:0>. The upper bits
PC<10:9> are loaded from STA-
TUS<6:5>. PC<8> is cleared. CALL is
a two cycle instruction.
Words: 1
Cycles: 2
Example: \texttt{HERE CALL THERE}
Before Instruction
PC = address (\texttt{HERE})
After Instruction
PC = address (\texttt{THERE})
TOS = address (\texttt{HERE + 1})

CLRW Clear W
Syntax: \[
\text{label} \] \text{CLRW}
Operands: None
Operation: \(00h \rightarrow (W); \)
\(1 \rightarrow Z\)
Status Affected: Z
Encoding: \[
0000 \ 0100 \ 0000
\]
Description: The W register is cleared. Zero bit (Z)
is set.
Words: 1
Cycles: 1
Example: \texttt{CLRW}
Before Instruction
\(W = 0\text{xA}\)
After Instruction
\(W = 0\text{xFF}\)
\(Z = 1\)

CLRWDT Clear Watchdog Timer
Syntax: \[
\text{label} \] \text{CLRWDT}
Operands: None
Operation: \(00h \rightarrow \text{WDT}; \)
\(0 \rightarrow \text{WDT prescaler (if assigned)}; \)
\(1 \rightarrow \text{T0}; \)
\(1 \rightarrow \text{PD}\)
Status Affected: \text{T0}, \text{PD}
Encoding: \[
0000 \ 0000 \ 0100
\]
Description: The \texttt{CLRWDT} instruction resets the
WDT. It also resets the prescaler, if the
prescaler is assigned to the WDT and
not Timer0. Status bits \text{T0} and \text{PD} are
set.
Words: 1
Cycles: 1
Example: \texttt{CLRWDT}
Before Instruction
WDT counter = ?
After Instruction
WDT counter = 0x00
WDT prescale = 0
\text{T0} = 1
\text{PD} = 1

CLRF Clear f
Syntax: \[
\text{label} \] \text{CLRF} \ f
Operands: \(0 \leq f \leq 31\)
Operation: \(00h \rightarrow (f); \)
\(1 \rightarrow Z\)
Status Affected: Z
Encoding: \[
0000 \ 011f \ fffe
\]
Description: The contents of register \(f\) are cleared
and the Z bit is set.
Words: 1
Cycles: 1
Example: \texttt{CLRF FLAG_REG}
Before Instruction
FLAG_REG = 0x5A
After Instruction
FLAG_REG = 0x00
\(Z = 1\)
COMF  Complement f
Syntax:  \([ \text{label} ] \) COMF f,d
Operands:  \(0 \leq f \leq 31\)
\(d \in [0,1]\)
Operation:  \((f) \rightarrow (\text{dest})\)
Status Affected:  \(Z\)
Encoding:  \(0010 \ 11df \ ffff\)
Description:  The contents of register 'f' are complemented. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.

Words:  1
Cycles:  1
Example:  COMF REG1,0

Before Instruction
REG1 = 0x13
After Instruction
REG1 = 0x13
W = 0xEC

DECFSZ  Decrement f, Skip if 0
Syntax:  \([ \text{label} ] \) DECFSZ f,d
Operands:  \(0 \leq f \leq 31\)
\(d \in [0,1]\)
Operation:  \((f) - 1 \rightarrow d; \text{ skip if result } = 0\)
Status Affected:  None
Encoding:  \(0010 \ 11df \ ffff\)
Description:  The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded and an NOP is executed instead making it a two cycle instruction.

Words:  1
Cycles:  1(2)
Example:  HERE DECFSZ CNT, 1
GOTO LOOP
CONTINUE

Before Instruction
PC = address (HERE)
After Instruction
CNT = CNT - 1;
if CNT = 0,
PC = address (CONTINUE);
if CNT ≠ 0,
PC = address (HERE+1)

DECFSZ  Decrement f, Skip if 0
Syntax:  \([ \text{label} ] \) DECFSZ f,d
Operands:  \(0 \leq f \leq 31\)
\(d \in [0,1]\)
Operation:  \((f) - 1 \rightarrow d; \text{ skip if result } = 0\)
Status Affected:  None
Encoding:  \(0010 \ 11df \ ffff\)
Description:  The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded and an NOP is executed instead making it a two cycle instruction.

Words:  1
Cycles:  1(2)
Example:  HERE DECFSZ CNT, 1
GOTO LOOP
CONTINUE

Before Instruction
PC = address (HERE)
After Instruction
CNT = CNT - 1;
if CNT = 0,
PC = address (CONTINUE);
if CNT ≠ 0,
PC = address (HERE+1)

GOTO  Unconditional Branch
Syntax:  \([ \text{label} ] \) GOTO k
Operands:  \(0 \leq k \leq 511\)
Operation:  \(k \rightarrow PC<8:0>; \text{ STATUS}<6:5> \rightarrow PC<10:9>\)
Status Affected:  None
Encoding:  \(101k \ kkkk \ kkkk\)
Description:  GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a two cycle instruction.

Words:  1
Cycles:  2
Example:  GOTO THERE

Before Instruction
PC = address (HERE)
After Instruction
PC = address (THERE)
INCF       Increment f
Syntax:    \[ label \]    INCF   f,d
Operands:  0 ≤ f ≤ 31
             d ∈ \{0,1\}
Operation: (f) + 1 → (dest)
Status Affected: Z
Encoding:  \[0010\] 10df  \[fff\]
Description: The contents of register 'f' are incremented. If 'd' is 0 the result is placed in
             the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:     1
Cycles:    1
Example:   INCF CNT, 1

Before Instruction
CNT = 0xFF
Z = 0

After Instruction
CNT = 0x00
Z = 1

INCFSZ   Increment f, Skip if 0
Syntax:    \[ label \]    INCFSZ   f,d
Operands:  0 ≤ f ≤ 31
             d ∈ \{0,1\}
Operation: (f) + 1 → (dest), skip if result = 0
Status Affected: None
Encoding:  \[0011\] 11df  \[fff\]
Description: The contents of register 'f' are incremented. If 'd' is 0 the result is placed in
             the W register. If 'd' is 1 the result is placed back in register 'f'.
             If the result is 0, then the next instruction, which is already fetched, is
discarded and an NOP is executed instead making it a two cycle instruction.
Words:     1
Cycles:    1(2)
Example:   INCFSZ CNT, 1

Before Instruction
CNT = address (HERE)

After Instruction
CNT = CNT + 1;
if CNT = 0,
PC = address (CONTINUE);
if CNT ≠ 0,
PC = address (HERE +1)

IORLW      Inclusive OR literal with W
Syntax:    \[ label \]    IORLW   k
Operands:  0 ≤ k ≤ 255
Operation: (W) .OR. (k) → (W)
Status Affected: Z
Encoding:  \[1101\] kkkk  \[kkkk\]
Description: The contents of the W register are
             OR'ed with the eight bit literal 'k'. The
             result is placed in the W register.
Words:     1
Cycles:    1
Example:   IORLW 0x35

Before Instruction
W = 0x9A

After Instruction
W = 0xBF
Z = 0

IORWF      Inclusive OR W with f
Syntax:    \[ label \]    IORWF    f,d
Operands:  0 ≤ f ≤ 31
             d ∈ \{0,1\}
Operation: (W).OR. (f) → (dest)
Status Affected: Z
Encoding:  \[0001\] 00df  \[fff\]
Description: Inclusive OR the W register with regis-
             ter 'f'. If 'd' is 0 the result is placed in
             the W register. If 'd' is 1 the result is
             placed back in register 'f'.
Words:     1
Cycles:    1
Example:   IORWF RESULT, 0

Before Instruction
RESULT = 0x13
W = 0x91

After Instruction
RESULT = 0x13
W = 0x93
Z = 0
MOVF  Move f

Syntax:  

[ label ] MOVF  f,d

Operands:  

0 ≤ f ≤ 31

d ∈ [0,1]

Operation:  

(f) → (dest)

Status Affected:  

Z

Encoding:  

0010 00df ffff

Description: The contents of register 'f' is moved to destination 'd'. If 'd' is 0, destination is the W register. If 'd' is 1, the destination is file register 'f'. 'd' is 1 is useful to test a file register since status flag Z is affected.

Words:  1

Cycles:  1

Example:  

MOVF FSR, 0

After Instruction

W = value in FSR register

MOVWF  Move W to f

Syntax:  

[ label ] MOVWF  f

Operands:  

0 ≤ f ≤ 31

Operation:  

(W) → (f)

Status Affected:  

None

Encoding:  

0000 001f ffff

Description: Move data from the W register to register 'f'.

Words:  1

Cycles:  1

Example:  

MOVWF TEMP_REG

Before Instruction

TEMP_REG = 0xFF

W = 0x4F

After Instruction

TEMP_REG = 0x4F

W = 0x4F

NOP  No Operation

Syntax:  

[ label ] NOP

Operands:  

None

Operation:  

No operation

Status Affected:  

None

Encoding:  

0000 0000 0000

Description: No operation.

Words:  1

Cycles:  1

Example:  

NOP

After Instruction

W = 0x5A

MOVLW  Move Literal to W

Syntax:  

[ label ] MOVLW  k

Operands:  

0 ≤ k ≤ 255

Operation:  

k → (W)

Status Affected:  

None

Encoding:  

1100 kkkk kkkk

Description: The eight bit literal 'k' is loaded into the W register. The don't cares will assemble as 0s.

Words:  1

Cycles:  1

Example:  

MOVLW 0x5A

After Instruction

W = 0x5A
### OPTION

**Load OPTION Register**

**Syntax:** \[ label \] OPTION

**Operands:** None

**Operation:** (W) \( \rightarrow \) OPTION

**Status Affected:** None

**Encoding:**

| 0000 | 0000 | 0010 |

**Description:**
The content of the W register is loaded into the OPTION register.

**Words:** 1

**Cycles:** 1

**Example:**

Before Instruction
W = 0x07

After Instruction
OPTION = 0x07

---

### RLF

**Rotate Left f through Carry**

**Syntax:** \[ label \] RLF f,d

**Operands:**
- \( 0 \leq f \leq 31 \)
- \( d \in [0,1] \)

**Operation:** See description below

**Status Affected:** C

**Encoding:**

| 0011 | 01df | ffff |

**Description:**
The contents of register \( f \) are rotated one bit to the left through the Carry Flag. If \( d \) is 0 the result is placed in the W register. If \( d \) is 1 the result is stored back in register \( f \).

**Words:** 1

**Cycles:** 1

**Example:**

Before Instruction
REG1 = 1110 0110
C = 0

After Instruction
REG1 = 1110 0110
W = 1100 1100
C = 1

---

### RETLW

**Return with Literal in W**

**Syntax:** \[ label \] RETLW k

**Operands:**
- \( 0 \leq k \leq 255 \)

**Operation:**
- \( k \rightarrow (W); \)
- TOS \( \rightarrow \) PC

**Status Affected:** None

**Encoding:**

| 0000 | kkkk | kkkk |

**Description:**
The W register is loaded with the eight bit literal \( k \). The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.

**Words:** 1

**Cycles:** 2

**Example:**

Before Instruction
W = 0x07

After Instruction
W = value of k8

---

### RRF

**Rotate Right f through Carry**

**Syntax:** \[ label \] RRF f,d

**Operands:**
- \( 0 \leq f \leq 31 \)
- \( d \in [0,1] \)

**Operation:** See description below

**Status Affected:** C

**Encoding:**

| 0011 | 00df | ffff |

**Description:**
The contents of register \( f \) are rotated one bit to the right through the Carry Flag. If \( d \) is 0 the result is placed in the W register. If \( d \) is 1 the result is placed back in register \( f \).

**Words:** 1

**Cycles:** 1

**Example:**

Before Instruction
REG1 = 1110 0110
C = 0

After Instruction
REG1 = 1110 0110
W = 0111 0011
C = 0
<table>
<thead>
<tr>
<th><strong>SLEEP</strong></th>
<th><strong>Enter SLEEP Mode</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Syntax:</td>
<td>[label] SLEEP</td>
</tr>
<tr>
<td>Operands:</td>
<td>None</td>
</tr>
<tr>
<td>Operation:</td>
<td>00h → WDT; 0 → WDT prescaler; 1 → TO; 0 → PD 1 → PCWUF</td>
</tr>
<tr>
<td>Status Affected:</td>
<td>TO, PD, PCWUF</td>
</tr>
<tr>
<td>Encoding:</td>
<td>0000 0000 0011</td>
</tr>
<tr>
<td>Description:</td>
<td>Time-out status bit (TO) is set. The power down status bit (PD) is cleared. The WDT and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See section on SLEEP for more details.</td>
</tr>
<tr>
<td>Words:</td>
<td>1</td>
</tr>
<tr>
<td>Cycles:</td>
<td>1</td>
</tr>
<tr>
<td>Example:</td>
<td>SLEEP</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>SUBWF</strong></th>
<th><strong>Subtract W from f</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Syntax:</td>
<td>[label] SUBWF (f,d)</td>
</tr>
<tr>
<td>Operands:</td>
<td>(0 \leq f \leq 31) (d \in [0,1])</td>
</tr>
<tr>
<td>Operation:</td>
<td>((f) − (W) \rightarrow \text{(dest)})</td>
</tr>
<tr>
<td>Status Affected:</td>
<td>C, DC, Z</td>
</tr>
<tr>
<td>Encoding:</td>
<td>0000 10df ffff</td>
</tr>
<tr>
<td>Description:</td>
<td>Subtract (2's complement method) the W register from register f. If d is 0 the result is stored in the W register. If d is 1 the result is stored back in register f.</td>
</tr>
<tr>
<td>Words:</td>
<td>1</td>
</tr>
<tr>
<td>Cycles:</td>
<td>1</td>
</tr>
<tr>
<td>Example 1:</td>
<td>SUBWF REG1, 1</td>
</tr>
</tbody>
</table>

Before Instruction
\[
\begin{align*}
\text{REG1} &= 3 \\
\text{W} &= 2 \\
\text{C} &= ?
\end{align*}
\]

After Instruction
\[
\begin{align*}
\text{REG1} &= 1 \\
\text{W} &= 2 \\
\text{C} &= 1 \quad ; \text{result is positive}
\end{align*}
\]

Example 2:

Before Instruction
\[
\begin{align*}
\text{REG1} &= 2 \\
\text{W} &= 2 \\
\text{C} &= ?
\end{align*}
\]

After Instruction
\[
\begin{align*}
\text{REG1} &= 0 \\
\text{W} &= 2 \\
\text{C} &= 1 \quad ; \text{result is zero}
\end{align*}
\]

Example 3:

Before Instruction
\[
\begin{align*}
\text{REG1} &= 1 \\
\text{W} &= 2 \\
\text{C} &= ?
\end{align*}
\]

After Instruction
\[
\begin{align*}
\text{REG1} &= \text{FF} \\
\text{W} &= 2 \\
\text{C} &= 0 \quad ; \text{result is negative}
\end{align*}
\]
**SWAPF**  
**Swap Nibbles in f**

**Syntax:** \[ \text{label} \] SWAPF f,d  

**Operands:**  
\[ 0 \leq f \leq 31 \]  
\[ d \in [0,1] \]  

**Operation:**  
\[ (f<3:0>) \rightarrow (\text{dest}<7:4>); \]  
\[ (f<7:4>) \rightarrow (\text{dest}<3:0>) \]  

**Status Affected:** None  

**Encoding:**  
0011 10df ffff  

**Description:** The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'.

**Words:** 1  
**Cycles:** 1  

**Example**  
Before Instruction  
REG1 = 0xA5  
After Instruction  
REG1 = 0xA5  
W = 0xA5

---

**TRIS**  
**Load TRIS Register**

**Syntax:** \[ \text{label} \] TRIS f  
\[ f = 5, 6 \text{ or } 7 \]  

**Operation:**  
(W) \( \rightarrow \) TRIS register f  

**Status Affected:** None  

**Encoding:**  
0000 0000 0fff  

**Description:** TRIS register 'f' (f = 5, 6, or 7) is loaded with the contents of the W register

**Words:** 1  
**Cycles:** 1  

**Example**  
Before Instruction  
W = 0xA5  
After Instruction  
TRISA = 0xA5

---

**XORLW**  
**Exclusive OR literal with W**

**Syntax:** \[ \text{label} \] XORLW k  

**Operands:**  
\[ 0 \leq k \leq 255 \]  

**Operation:**  
(W) \( \rightarrow \) (W) \( .\text{XOR.} \) k  

**Status Affected:** Z  

**Encoding:**  
1111 kkkk kkkk  

**Description:** The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.

**Words:** 1  
**Cycles:** 1  

**Example:** XORLW 0xAF  
Before Instruction  
W = 0xB5  
After Instruction  
W = 0x1A

---

**XORWF**  
**Exclusive OR W with f**

**Syntax:** \[ \text{label} \] XORWF f,d  

**Operands:**  
\[ 0 \leq f \leq 31 \]  
\[ d \in [0,1] \]  

**Operation:**  
(W) \( \rightarrow \) (dest) \( .\text{XOR.} \) (f)  

**Status Affected:** Z  

**Encoding:**  
0001 10df ffff  

**Description:** Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.

**Words:** 1  
**Cycles:** 1  

**Example** XORWF REG,1  
Before Instruction  
REG = 0xAF  
W = 0xB5  
After Instruction  
REG = 0x1A  
W = 0xB5

---

* A TRIS 7 operation will update the OPTION2 SFR.
9.0 DEVELOPMENT SUPPORT

The PICmicro® microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM Assembler
  - MPLAB-C17 and MPLAB-C18 C Compilers
  - MPLINK/MPLIB Linker/Librarian
- Simulators
  - MPLAB-SIM Software Simulator
- Emulators
  - MPLAB-ICE Real-Time In-Circuit Emulator
  - PICMASTER®/PICMASTER-CE In-Circuit Emulator
  - ICEPIC™
- In-Circuit Debugger
  - MPLAB-ICD for PIC16F877
- Device Programmers
  - PRO MATE® II Universal Programmer
  - PICSTART® Plus Entry-Level Prototype Programmer
- Low-Cost Demonstration Boards
  - SIMICE
  - PICDEM-1
  - PICDEM-2
  - PICDEM-3
  - PICDEM-17
  - SEEVAL®
  - KEELOQ®

9.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a Windows®-based application which contains:

- Multiple functionality
  - editor
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
- A full featured editor
- A project manager
- Customizable tool bar and key mapping
- A status bar
- On-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro tools (automatically updates all project information)
- Debug using:
  - source files
  - absolute listing file
  - object code

The ability to use MPLAB with Microchip’s simulator, MPLAB-SIM, allows a consistent platform and the ability to easily switch from the cost-effective simulator to the full featured emulator with minimal retraining.

9.2 MPASM Assembler

MPASM is a full featured universal macro assembler for all PICmicro MCU’s. It can produce absolute code directly in the form of HEX files for device programmers, or it can generate relocatable objects for MPLINK.

MPASM has a command line interface and a Windows shell and can be used as a standalone application on a Windows 3.x or greater system. MPASM generates relocatable object files, Intel standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file which contains source lines and generated machine code, and a COD file for MPLAB debugging.

MPASM features include:

- MPASM and MPLINK are integrated into MPLAB projects.
- MPASM allows user defined macros to be created for streamlined assembly.
- MPASM allows conditional assembly for multi purpose source files.
- MPASM directives allow complete control over the assembly process.

9.3 MPLAB-C17 and MPLAB-C18 C Compilers

The MPLAB-C17 and MPLAB-C18 Code Development Systems are complete ANSI 'C' compilers and integrated development environments for Microchip’s PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.
9.4 MPLINK/MPLIB Linker/Librarian

MPLINK is a relocatable linker for MPASM and MPLAB-C17 and MPLAB-C18. It can link relocatable objects from assembly or C source files along with pre-compiled libraries using directives from a linker script. MPLIB is a librarian for pre-compiled code to be used with MPLINK. When a routine from a library is called from another source file, only the modules that contains that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. MPLIB manages the creation and modification of library files.

MPLINK features include:
- MPLINK works with MPASM and MPLAB-C17 and MPLAB-C18.
- MPLINK allows all memory areas to be defined as sections to provide link-time flexibility.

MPLIB features include:
- MPLIB makes linking easier because single libraries can be included instead of many smaller files.
- MPLIB helps keep code maintainable by grouping related modules together.
- MPLIB commands allow libraries to be created and modules to be added, listed, replaced, deleted, or extracted.

9.5 MPLAB-SIM Software Simulator

The MPLAB-SIM Software Simulator allows code development in a PC host environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file or user-defined key press to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPLAB-C18 and MPASM. The Software Simulator offers the flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

9.6 MPLAB-ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of MPLAB-ICE is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, “make” and download, and source debugging from a single environment.

Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support new PICmicro microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft Windows 3.x/95/98 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE 2000 is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems use the same processor modules and will operate across the full operating speed range of the PICmicro MCU.

9.7 PICMASTER/PICMASTER CE

The PICMASTER system from Microchip Technology is a full-featured, professional quality emulator system. This flexible in-circuit emulator provides a high-quality, universal platform for emulating Microchip 8-bit PICmicro microcontrollers (MCUs). PICMASTER systems are sold worldwide, with a CE compliant model available for European Union (EU) countries.

9.8 ICEPIC

ICEPIC is a low-cost in-circuit emulation solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X, and PIC16CXXX families of 8-bit one-time-programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules or daughter boards. The emulator is capable of emulating without target application circuitry being present.

9.9 MPLAB-ICD In-Circuit Debugger

Microchip’s In-Circuit Debugger, MPLAB-ICD, is a powerful, low-cost run-time development tool. This tool is based on the flash PIC16F877 and can be used to develop for this and other PICmicro microcontrollers from the PIC16CXXX family. MPLAB-ICD utilizes the In-Circuit Debugging capability built into the PIC16F87X. This feature, along with Microchip’s In-Circuit Serial Programming protocol, offers cost-effective in-circuit flash programming and debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time. The MPLAB-ICD is also a programmer for the flash PIC16F87X family.
9.10 PRO MATE II Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode the PRO MATE II can read, verify or program PICmicro devices. It can also set code-protect bits in this mode.

9.11 PICSTART Plus Entry Level Development System

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

PICSTART Plus supports all PICmicro devices with up to 40 pins. Larger pin count devices such as the PIC16C92X, and PIC17C76X may be supported with an adapter socket. PICSTART Plus is CE compliant.

9.12 SIMICE Entry-Level Hardware Simulator

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip’s simulator MPLAB-SIM. Both SIMICE and MPLAB-SIM run under Microchip Technology’s MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip’s PIC12C5XX, PIC12CE5XX, and PIC16C5XX families of PICmicro 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entry-level system development.

9.13 PICDEM-1 Low-Cost PICmicro Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip’s microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

9.14 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

9.15 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.
The PICDEM-17 is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756, PIC17C762, and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included, and the user may erase it and program it with the other sample programs using the PRO MATE II or PICSTART Plus device programmers and easily debug and test the sample code. In addition, PICDEM-17 supports down-loading of programs to and executing out of external FLASH memory on board. The PICDEM-17 is also usable with the MPLAB-ICE or PICMASTER emulator, and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

The SEEVAL SEEPROM Designer’s Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials™ and secure serials. The Total Endurance™ Disk is included to aid in trade-off analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

KEELQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.
TABLE 9-1: DEVELOPMENT TOOLS FROM MICROCHIP

<table>
<thead>
<tr>
<th>PIC16HV540</th>
<th>PIC16CXXX</th>
<th>PIC16F62X</th>
<th>PIC16C7XX</th>
<th>PIC16C8X</th>
<th>PIC16F8XX</th>
<th>PIC16C9XX</th>
<th>PIC17C4X</th>
<th>PIC17C7XX</th>
<th>PIC18CXX2</th>
<th>HCSXXX</th>
<th>MCRFXXX</th>
<th>MCP2510</th>
</tr>
</thead>
<tbody>
<tr>
<td>Demo Boards and Eval Kits</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>Software Tools</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>MPLAB® Integrated Development Environment</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>MPLAB® C18 Compiler</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>MPLAB® SIM™/MPLINK</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>MPLAB®-ICE</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>MPLAB®-ICD In-Circuit Debugger</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>PICSTART™ Plus Low-Cost Universal Programmer</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>PICSTART™ Plus Low-Cost Universal Dev. Kit</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>PICMASTER/PICMASTER-CE</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>PICMASTER-CE</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>ICEPIC</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>SIMICE</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>PICDEM-1</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>PICDEM-2</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>PICDEM-3</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>PICDEM-14A</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>PICDEM-17</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>KEELOQ® Evaluation Kit</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>KEELOQ® Transponder Kit</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>microID™ Programmer’s Kit</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>125 kHz microID Developer’s Kit</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>13.56 MHz Anticollision microID Developer’s Kit</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
<tr>
<td>13.56 MHz Anticollision microID Developer’s Kit</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
<td>✔</td>
</tr>
</tbody>
</table>

* Contact Microchip Technology Inc. for availability date.
" Development tool is available on select devices.
10.0 ELECTRICAL CHARACTERISTICS - PIC16HV540

Absolute Maximum Ratings†

- Ambient temperature under bias: −20°C to +85°C
- Storage temperature: −65°C to +150°C
- Voltage on VDD with respect to VSS: 0 to +16V
- Voltage on MCLR with respect to VSS: 0 to +14V
- Voltage on all other pins with respect to VSS: −0.6V to (VDD + 0.6V)
- Total power dissipation: 800 mW
- Max. current out of VSS pin: 150 mA
- Max. current into VDD pin: 100 mA
- Max. current into an input pin (T0CKI only): ±500 μA
- Input clamp current, IIK (VI < 0 or VI > VDD): ±20 mA
- Output clamp current, IOK (VO < 0 or VO > VDD): ±20 mA
- Max. output current sunk by any I/O pin: 25 mA
- Max. output current sourced by any I/O pin: 10 mA
- Max. output current sourced by a single I/O port A or B: 40 mA
- Max. output current sourced by a single I/O port A or B: 50 mA

Note 1: Power dissipation is calculated as follows: 
Pdis = VDD x (IDD - ∑IOH) + ∑((VDD-VOH) x IOH) + ∑(VOL x IOL)

2: Voltage spikes below VSS at the MCLR pin, inducing currents greater than 80mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a “low” level to the MCLR pin rather than pulling this pin directly to VSS.

† NOTICE: Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
### 10.1 DC Characteristics: PIC16HV540-04, 20 (Commercial)
PIC16HV540-04I, 20I (Industrial)

#### DC Characteristics

**Power Supply Pins**

**Standard Operating Conditions (unless otherwise specified)**

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ. (1)</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Supply Voltage</strong></td>
<td>VDD</td>
<td>3.5</td>
<td>—</td>
<td>15</td>
<td>V</td>
<td>LP, XT and RC modes [HT, XT and RC modes]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4.5</td>
<td>—</td>
<td>15</td>
<td>V</td>
<td>HS mode [HS mode]</td>
</tr>
<tr>
<td><strong>RAM Data Retention Voltage</strong></td>
<td>VDR</td>
<td>—</td>
<td>1.5*</td>
<td>—</td>
<td>V</td>
<td>Device in SLEEP mode</td>
</tr>
<tr>
<td><strong>VDD start voltage to ensure Power-on Reset</strong></td>
<td>VPOR</td>
<td>—</td>
<td>VSS</td>
<td>—</td>
<td>V</td>
<td>See section on Power-on Reset for details.</td>
</tr>
<tr>
<td><strong>VDD rise rate to ensure Power-on Reset</strong></td>
<td>SVDD</td>
<td>0.05</td>
<td>—</td>
<td>V/mm</td>
<td>See Section 7.4 for details on Power-on Reset</td>
<td></td>
</tr>
<tr>
<td><strong>Supply Current</strong></td>
<td>Idd</td>
<td>—</td>
<td>5</td>
<td>20</td>
<td>mA</td>
<td>FOSC = 20 MHz, VDD = 15V, VREG = 5V</td>
</tr>
<tr>
<td>HS option</td>
<td></td>
<td>—</td>
<td>1.8</td>
<td>3.3</td>
<td>mA</td>
<td>FOSC = 4 MHz, VDD = 15V, VREG = 5V</td>
</tr>
<tr>
<td>XT and RC(4) options</td>
<td></td>
<td>—</td>
<td>300</td>
<td>500</td>
<td>µA</td>
<td>FOSC = 32 kHz, VDD = 15V, VREG = 5V, WDT disabled</td>
</tr>
<tr>
<td>LP option</td>
<td></td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td><strong>Power-down Current</strong></td>
<td>ipd</td>
<td>—</td>
<td>4.5</td>
<td>20</td>
<td>µA</td>
<td>VDD = 15V, VREG = 5V sleep timer enable, BOD disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>—</td>
<td>0.25</td>
<td>14</td>
<td>µA</td>
<td>VDD = 15V, VREG = 3V sleep timer enable, BOD disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>—</td>
<td>1.8</td>
<td>10</td>
<td>µA</td>
<td>VDD = 15V, VREG = 5V sleep timer disabled, BOD disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>—</td>
<td>1.4</td>
<td>5</td>
<td>µA</td>
<td>VDD = 15V, VREG = 3V sleep timer disabled, BOD disabled</td>
</tr>
<tr>
<td><strong>Brown-out Current</strong></td>
<td></td>
<td>—</td>
<td>0.5</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td><strong>Brown-out Detector Threshold</strong></td>
<td>bvdd</td>
<td>2.7</td>
<td>3.1</td>
<td>4.2</td>
<td>V</td>
<td>VDD = 15V, VREG = 5V* (7)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.8</td>
<td>2.2</td>
<td>2.8</td>
<td>V</td>
<td>VDD = 15V, VREG = 3V* (7)</td>
</tr>
<tr>
<td><strong>Regulation Voltage</strong></td>
<td>vio</td>
<td>2</td>
<td>3</td>
<td>4.5</td>
<td>V</td>
<td>VDD = 15V, VREG = 3V, Unloaded outputs, SLEEP</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>V</td>
<td>VDD = 15V, VREG = 5V, Unloaded outputs, SLEEP</td>
</tr>
</tbody>
</table>

* These parameters are characterized but not tested.

**Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

4: The test conditions for all IDD measurements in active operation mode are:
  - OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to VSS; T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
  - For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.

5: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in kΩ.

6: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

7: The oscillator start-up time can be as much as 8 seconds for XT and LP oscillator selection, if the SLEEP mode is exited or during initial power-up.

7: See Section 7.6.1 for additional information.
### DC Characteristics:

#### PIC16HV540-04, 20 (Commercial)

#### PIC16HV540-04I, 20I (Industrial)

<table>
<thead>
<tr>
<th>DC Characteristics</th>
<th>Standard Operating Conditions (unless otherwise specified)</th>
</tr>
</thead>
<tbody>
<tr>
<td>All Pins Except Power Supply Pins</td>
<td>Operating Temperature 0°C ≤ TA ≤ +70°C (commercial)</td>
</tr>
<tr>
<td></td>
<td>−40°C ≤ TA ≤ +85°C (industrial)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ. (1)</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Input Low Voltage</strong></td>
<td>VIL</td>
<td>VSS</td>
<td>0.10 VREG</td>
<td>V</td>
<td>V</td>
<td>Pin at Hi-impedance</td>
</tr>
<tr>
<td>I/O Ports PORTA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MCLR (Schmitt Trigger)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T0CKI (Schmitt Trigger)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OSC1 (Schmitt Trigger)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OSC1</td>
<td>VSS</td>
<td>—</td>
<td>0.3 VREG</td>
<td>V</td>
<td>HS, XT, and LP options</td>
<td></td>
</tr>
<tr>
<td>I/O Ports PORTB</td>
<td>VSS</td>
<td>—</td>
<td>0.10 VREG</td>
<td>V</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

| **Input High Voltage** | VIH  | 0.25 VREG+0.8V | VREG | V | For all VREG |
| I/O Ports PORTA |      |      |      |      |       |            |
| MCLR (Schmitt Trigger) |      | 0.85 VREG | VDD | V |            |
| T0CKI (Schmitt Trigger) |      | 0.85 VREG | VDD | V |            |
| OSC1 (Schmitt Trigger) |      | 4.5V | VDD | V | RC option only (VDD = 15V) |
| OSC1 | 4.5V | — | VDD | V |            |
| I/O Ports PORTB | 0.25 VREG+0.8V | — | VDD | V |            |

| **Hysteresis of Schmitt Trigger inputs** | VHYS | 0.15 VREG* | — | — | V |
| I/O Ports PORTA |      |      |      |      |       |            |

| **Input Leakage Current** (3) | IIL  | -1.0 | 0.5 | +1.0 | µA | VSS ≤ VPIN ≤ VIO, Pin at Hi-impedance |
| I/O Ports PORTA | 0.5 | +1.0 | µA |       |     | VSS ≤ VPIN ≤ VDD |
| MCLR | -5.0 | 0.5 | +3.0 | µA | VSS ≤ VPIN ≤ VDD |
| T0CKI | -3.0 | 0.5 | +3.0 | µA | VSS ≤ VPIN ≤ VDD |
| OSC1 | -3.0 | 0.5 | +3.0 | µA | VSS ≤ VPIN ≤ VDD, HS, XT, and LP options |

| **Output Low Voltage** | VOL  | 0.6 | V | VDD = 15V, VREG = 5V, IOL = 8.7 mA |
| I/O Ports PORTA |      |      |     | VDD = 15V, VREG = 3V, IOL = 5.0 mA |
| OSC2/CLKOUT |      | 0.6 | V | VDD = 15V, VREG = 5V, IOL = 1.2 mA, (RC option only) |
| I/O Ports PORTB |      | 0.6 | V | VDD = 15V, VREG = 3V, IOL = 1.0 mA, (RC option only) |

| **Output High Voltage** | VOH  | VREG-0.7 | V | VDD = 15V, VIO = 3V, IOH = -2.0 mA |
| I/O Ports (3) PORTA |      | VREG-0.7 | V | VDD = 15V, VIO = 5V, IOH = -3.0 mA |
| OSC2/CLKOUT |      | VREG-0.7 | V | VDD = 15V, VIO = 3V, IOH = -0.5 mA, (RC option only) |
| I/O Ports PORTB | VDD-0.7 | — | V | VDD = 15V, VIO = 5V, IOH = -1.0 mA, (RC option only) |

| **Threshold Voltage** | VLEV  | VDD-1.5 | VDD-1.0 | VDD-0.5 | V | VDD = 15V |
| I/O Ports PORTB (7) |      | VDD-1.5 | VDD-1.0 | VDD-0.5 | V |            |

* These parameters are characterized but not tested.

**Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

**2:** The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

**3:** Negative current is defined as coming out of the pin.

**4:** For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16HV540 be driven with external clock in RC mode.
## 10.3 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created following one of the following formats:

1. $\text{TppS2ppS}$
2. $\text{TppS}$

<table>
<thead>
<tr>
<th>T</th>
<th>Frequency</th>
<th>T</th>
<th>Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>F</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Lowercase subscripts (pp) and their meanings:

<table>
<thead>
<tr>
<th>pp</th>
<th>to</th>
<th>mc</th>
<th>MCLR</th>
</tr>
</thead>
<tbody>
<tr>
<td>2t</td>
<td>om</td>
<td>CK</td>
<td>MCLR</td>
</tr>
<tr>
<td>2c</td>
<td>2k</td>
<td>CK</td>
<td>MCLR</td>
</tr>
<tr>
<td>2c</td>
<td>CK</td>
<td>CL</td>
<td>MCLR</td>
</tr>
</tbody>
</table>

Uppercase letters and their meanings:

<table>
<thead>
<tr>
<th>S</th>
<th>F</th>
<th>P</th>
<th>Period</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Fall</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>High</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I</td>
<td>Invalid (Hi-impedance)</td>
<td>V</td>
<td>Valid</td>
</tr>
<tr>
<td>L</td>
<td>Low</td>
<td>Z</td>
<td>Hi-impedance</td>
</tr>
</tbody>
</table>

**FIGURE 10-1: LOAD CONDITIONS - PIC16HV540**

Pin $\downarrow$ CL = 50 pF for all pins except OSC2

15 pF for OSC2 in XT, HS or LP options when external clock is used to drive OSC1

---

CL = VSS
10.4 Timing Diagrams and Specifications

FIGURE 10-2: EXTERNAL CLOCK TIMING - PIC16HV540

TABLE 10-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16HV540

<table>
<thead>
<tr>
<th>Parameter No.</th>
<th>Sym.</th>
<th>Characteristic</th>
<th>Min.</th>
<th>Typ. (1)</th>
<th>Max.</th>
<th>Unit(s)</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>FOSC</td>
<td>External CLkin Frequency(2)</td>
<td>DC</td>
<td>—</td>
<td>4.0</td>
<td>MHz</td>
<td>RC osc mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DC</td>
<td>—</td>
<td>2.0</td>
<td>MHz</td>
<td></td>
<td>HS osc mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DC</td>
<td>—</td>
<td>4.0</td>
<td>MHz</td>
<td></td>
<td>XT osc mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DC</td>
<td>—</td>
<td>200</td>
<td>kHz</td>
<td></td>
<td>LP osc mode</td>
</tr>
<tr>
<td></td>
<td>Oscillator Frequency(2)</td>
<td>DC</td>
<td>—</td>
<td>4.0</td>
<td>MHz</td>
<td>RC osc mode</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.1</td>
<td>—</td>
<td>2.0</td>
<td>MHz</td>
<td></td>
<td>HS osc mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.1</td>
<td>—</td>
<td>4.0</td>
<td>MHz</td>
<td></td>
<td>XT osc mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5</td>
<td>—</td>
<td>200</td>
<td>kHz</td>
<td></td>
<td>LP osc mode</td>
</tr>
<tr>
<td>1</td>
<td>TOSC</td>
<td>External CLkin Period(2)</td>
<td>250</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>RC osc mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>250</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>HS osc mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>250</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>XT osc mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5.0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>µs</td>
<td>LP osc mode</td>
</tr>
<tr>
<td></td>
<td>Oscillator Period(2)</td>
<td>250</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>RC osc mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>250</td>
<td>—</td>
<td>10,000</td>
<td>ns</td>
<td></td>
<td>HS osc mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>250</td>
<td>—</td>
<td>10,000</td>
<td>ns</td>
<td></td>
<td>XT osc mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>50</td>
<td>—</td>
<td>200</td>
<td>µs</td>
<td></td>
<td>LP osc mode</td>
</tr>
<tr>
<td>2</td>
<td>TCY</td>
<td>Instruction Cycle Time(3)</td>
<td></td>
<td>4/Fosc</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>3</td>
<td>TosL, TosH</td>
<td>Clock in (OSC1) Low or High Time</td>
<td>50*</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>XT oscillator</td>
</tr>
<tr>
<td></td>
<td></td>
<td>20*</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>HS oscillator</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.0*</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>µs</td>
<td>LP oscillator</td>
</tr>
<tr>
<td>4</td>
<td>TosR, TosF</td>
<td>Clock in (OSC1) Rise or Fall Time</td>
<td></td>
<td>—</td>
<td>25*</td>
<td>ns</td>
<td>XT oscillator</td>
</tr>
<tr>
<td></td>
<td></td>
<td>—</td>
<td>—</td>
<td>25*</td>
<td>ns</td>
<td></td>
<td>HS oscillator</td>
</tr>
<tr>
<td></td>
<td></td>
<td>—</td>
<td>—</td>
<td>50*</td>
<td>ns</td>
<td></td>
<td>LP oscillator</td>
</tr>
</tbody>
</table>

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at VREG = 5V, VDD = 9V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.

3: Instruction cycle period (TCY) equals four times the input oscillator time base period.
FIGURE 10-3: CLKOUT AND I/O TIMING - PIC16HV540

TABLE 10-2: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16HV540

<table>
<thead>
<tr>
<th>AC Characteristics</th>
<th>Standard Operating Conditions (unless otherwise specified)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Operating Temperature 0°C ≤ TA ≤ +70°C (commercial)</td>
</tr>
<tr>
<td></td>
<td>−40°C ≤ TA ≤ +85°C (industrial)</td>
</tr>
<tr>
<td>Parameter No.</td>
<td>Sym</td>
</tr>
<tr>
<td>---------------------</td>
<td>-----</td>
</tr>
<tr>
<td>10</td>
<td>TosH2ckL</td>
</tr>
<tr>
<td>11</td>
<td>TosH2ckH</td>
</tr>
<tr>
<td>12</td>
<td>TckR</td>
</tr>
<tr>
<td>13</td>
<td>TckF</td>
</tr>
<tr>
<td>14</td>
<td>TckL2ioV</td>
</tr>
<tr>
<td>17</td>
<td>TosH2ioV</td>
</tr>
<tr>
<td>18</td>
<td>TosH2ioI</td>
</tr>
<tr>
<td>19</td>
<td>TioV2osH</td>
</tr>
<tr>
<td>20</td>
<td>TioR</td>
</tr>
<tr>
<td>21</td>
<td>TioF</td>
</tr>
</tbody>
</table>

** These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at VREG = 5V, VDD = 9V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: Measurements are taken in RC Mode where CLKOUT output is 8 x Tosc.

3: See Figure 10-1 for loading conditions.
FIGURE 10-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16HV540

Note 1: I/O pins must be taken out of hi-impedance mode by enabling the output drivers in software.

FIGURE 10-5: BROWN-OUT DETECT TIMING
TABLE 10-3:  RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16HV540

<table>
<thead>
<tr>
<th>Parameter No.</th>
<th>Sym</th>
<th>Characteristic</th>
<th>Min.</th>
<th>Typ. (1)</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>TmcL</td>
<td>MCLR Pulse Width (low)</td>
<td></td>
<td>—</td>
<td>—</td>
<td>µs</td>
<td>VDD = 15V, VREG = 5V</td>
</tr>
<tr>
<td>31</td>
<td>Twdt</td>
<td>Watchdog Timer Time-out Period</td>
<td></td>
<td>9.0*</td>
<td>18*</td>
<td>40*</td>
<td>ms</td>
</tr>
<tr>
<td>32</td>
<td>TDRT</td>
<td>Device Reset Timer Period</td>
<td>9.0*</td>
<td>0.55*</td>
<td>1.1*</td>
<td>30*</td>
<td>ms</td>
</tr>
<tr>
<td>34</td>
<td>TioZ</td>
<td>I/O Hi-impedance from MCLR Low</td>
<td></td>
<td>—</td>
<td>—</td>
<td>100*</td>
<td>ns</td>
</tr>
<tr>
<td>35</td>
<td>Tpc</td>
<td>Pin Change Pulse Width</td>
<td>2</td>
<td>—</td>
<td>—</td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>36</td>
<td>TBOD</td>
<td>Brown-out Detect Pulse Width</td>
<td></td>
<td>2</td>
<td>—</td>
<td>µs</td>
<td>VREG ≤ BVDD</td>
</tr>
</tbody>
</table>

* These parameters are characterized but not tested.

**Note 1:** Data in the Typical ("Typ") column is at VREG = 5V, VDD = 15V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 10-6:  TIMER0 CLOCK TIMINGS - PIC16HV540

![Timer0 Clock Timings Diagram](image)

TABLE 10-4:  TIMER0 CLOCK REQUIREMENTS - PIC16HV540

<table>
<thead>
<tr>
<th>Parameter No.</th>
<th>Sym</th>
<th>Characteristic</th>
<th>Min.</th>
<th>Typ. (1)</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>40</td>
<td>T0H</td>
<td>T0CKI High Pulse Width - No Prescaler</td>
<td>0.5 Tcy + 20*</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>Whichever is greater. N = Prescale Value (1, 2, 4, ..., 256)</td>
</tr>
<tr>
<td>41</td>
<td>T0L</td>
<td>T0CKI Low Pulse Width - No Prescaler</td>
<td>0.5 Tcy + 20*</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>Whichever is greater. N = Prescale Value (1, 2, 4, ..., 256)</td>
</tr>
<tr>
<td>42</td>
<td>T0P</td>
<td>T0CKI Period</td>
<td>20 or Tcy + 40*</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>Whichever is greater. N = Prescale Value (1, 2, 4, ..., 256)</td>
</tr>
</tbody>
</table>

* These parameters are characterized but not tested.

**Note 1:** Data in the Typical ("Typ") column is at 3.8V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
11.0 DC AND AC CHARACTERISTICS - PIC16HV540

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. “Typical” represents the mean of the distribution while “max” or “min” represents (mean + 3σ) and (mean – 3σ) respectively, where σ is standard deviation.

FIGURE 11-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE

FIGURE 11-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD (Cext = 20pF)

FIGURE 11-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD (Cext = 100pF)

TABLE 11-1: RC OSCILLATOR FREQUENCIES

<table>
<thead>
<tr>
<th>Cext</th>
<th>Rext</th>
<th>Average Fosc, Vin = 5V</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>25°C, VDD = 6V</td>
</tr>
<tr>
<td>20 pF</td>
<td>3.3k</td>
<td>4986.7 kHz</td>
</tr>
<tr>
<td></td>
<td>5k</td>
<td>4233.3 kHz</td>
</tr>
<tr>
<td></td>
<td>10k</td>
<td>2656.7 kHz</td>
</tr>
<tr>
<td></td>
<td>24k</td>
<td>1223.3 kHz</td>
</tr>
<tr>
<td></td>
<td>100k</td>
<td>325.7 kHz</td>
</tr>
<tr>
<td></td>
<td>390k</td>
<td>79.0 kHz</td>
</tr>
<tr>
<td>100 pF</td>
<td>3.3k</td>
<td>1916.7 kHz</td>
</tr>
<tr>
<td></td>
<td>5k</td>
<td>1593.3 kHz</td>
</tr>
<tr>
<td></td>
<td>10k</td>
<td>995.7 kHz</td>
</tr>
<tr>
<td></td>
<td>24k</td>
<td>448.3 kHz</td>
</tr>
<tr>
<td></td>
<td>100k</td>
<td>116.0 kHz</td>
</tr>
<tr>
<td></td>
<td>390k</td>
<td>28.3 kHz</td>
</tr>
<tr>
<td>300 pF</td>
<td>3.3k</td>
<td>744 kHz</td>
</tr>
<tr>
<td></td>
<td>5k</td>
<td>620.3 kHz</td>
</tr>
<tr>
<td></td>
<td>10k</td>
<td>382.0 kHz</td>
</tr>
<tr>
<td></td>
<td>24k</td>
<td>169.7 kHz</td>
</tr>
<tr>
<td></td>
<td>100k</td>
<td>44.1 kHz</td>
</tr>
<tr>
<td></td>
<td>390k</td>
<td>10.6 kHz</td>
</tr>
</tbody>
</table>

Note 1: This combination of R, C and Vdd draws too much current and prohibits oscillator operation.
FIGURE 11-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD (C_{EXT} = 300pF)

FIGURE 11-5: TYPICAL IPD vs. VDD, WATCHDOG TIMER DISABLED (V_{IO} = 5V)

FIGURE 11-6: MAXIMUM IPD vs. VDD, WATCHDOG TIMER DISABLED (V_{IO} = 5V)

FIGURE 11-7: TYPICAL IPD vs. VDD, WATCHDOG TIMER ENABLED (V_{IO} = 5V)

FIGURE 11-8: MAXIMUM IPD vs. VDD, WATCHDOG TIMER ENABLED (V_{IO} = 5V)

FIGURE 11-9: TYPICAL IPD vs. VDD, WATCHDOG TIMER DISABLED (V_{IO} = 3V)
FIGURE 11-10: MAXIMUM IPD vs. VDD, WATCHDOG TIMER DISABLED (VIO = 3V)

FIGURE 11-11: TYPICAL IPD vs. VDD, WATCHDOG TIMER ENABLED (VIO = 3V)

FIGURE 11-12: MAXIMUM IPD vs. VDD, WATCHDOG TIMER ENABLED (VIO = 3V)

FIGURE 11-13: MAXIMUM IDD vs. FREQUENCY, WATCHDOG TIMER DISABLED, RC MODE (VDD = 15V, VIO = 5V, -40°C TO +85°C)

FIGURE 11-14: MAXIMUM IDD vs. FREQUENCY, WATCHDOG TIMER ENABLED, RC MODE (VDD = 15V, VIO = 5V)
FIGURE 11-15: IOH vs. VOH ON PORTA, 
VDD = 15V (VIO = 5V)

Note: Current being applied is being applied simultaneously to all 4 PORTA pins.

FIGURE 11-16: IOH vs. VOH ON PORTA, 
VDD = 5V (VIO = 5V)

Note: Current being applied is being applied simultaneously to all 4 PORTA pins.
12.0 PACKAGING INFORMATION

12.1 18-Lead Plastic Dual In-line (P) – 300 mil (PDIP)

<table>
<thead>
<tr>
<th>Dimension Limits</th>
<th>INCHES*</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Pins</td>
<td>n</td>
<td>18</td>
</tr>
<tr>
<td>Pitch</td>
<td>p</td>
<td>.100</td>
</tr>
<tr>
<td>Top to Seating Plane</td>
<td>A</td>
<td>.140</td>
</tr>
<tr>
<td>Molded Package Thickness A2</td>
<td>.115</td>
<td>.130</td>
</tr>
<tr>
<td>Base to Seating Plane</td>
<td>A1</td>
<td>.015</td>
</tr>
<tr>
<td>Shoulder to Shoulder Width</td>
<td>E</td>
<td>.300</td>
</tr>
<tr>
<td>Molded Package Width E1</td>
<td>.240</td>
<td>.250</td>
</tr>
<tr>
<td>Overall Length D</td>
<td>.980</td>
<td>.988</td>
</tr>
<tr>
<td>Tip to Seating Plane L</td>
<td>.125</td>
<td>.130</td>
</tr>
<tr>
<td>Lead Thickness c</td>
<td>.008</td>
<td>.012</td>
</tr>
<tr>
<td>Upper Lead Width B1</td>
<td>.045</td>
<td>.058</td>
</tr>
<tr>
<td>Lower Lead Width B</td>
<td>.014</td>
<td>.018</td>
</tr>
<tr>
<td>Overall Row Spacing eB</td>
<td>.310</td>
<td>.370</td>
</tr>
<tr>
<td>Mold Draft Angle Top α</td>
<td>5</td>
<td>10</td>
</tr>
<tr>
<td>Mold Draft Angle Bottom β</td>
<td>5</td>
<td>10</td>
</tr>
</tbody>
</table>

* Controlling Parameter

§ Significant Characteristic

Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010” (0.254mm) per side.
JEDEC Equivalent: MS-001
Drawing No. C04-007
### 12.2 18-Lead Plastic Small Outline (SO) – Wide, 300 mil (SOIC)

<table>
<thead>
<tr>
<th>Units</th>
<th>INCHES*</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
<td>NOM</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>n</td>
<td>18</td>
</tr>
<tr>
<td>Pitch</td>
<td>p</td>
<td>.050</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
<td>.093</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
<td>.088</td>
</tr>
<tr>
<td>Standoff §</td>
<td>A1</td>
<td>.004</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
<td>.394</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
<td>.291</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
<td>.446</td>
</tr>
<tr>
<td>Chamfer Distance</td>
<td>h</td>
<td>.010</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
<td>.016</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>φ</td>
<td>0</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
<td>.009</td>
</tr>
<tr>
<td>Lead Width</td>
<td>B</td>
<td>.014</td>
</tr>
<tr>
<td>Mold Draft Angle Top</td>
<td>α</td>
<td>0</td>
</tr>
<tr>
<td>Mold Draft Angle Bottom</td>
<td>β</td>
<td>0</td>
</tr>
</tbody>
</table>

* Controlling Parameter
§ Significant Characteristic

Notes:
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010” (0.254mm) per side.
- JEDEC Equivalent: MS-013
- Drawing No. C04-051
### 12.3 18-Lead Ceramic Dual In-line with Window (JW) – 300 mil (CERDIP)

<table>
<thead>
<tr>
<th>Units</th>
<th>INCHES*</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Pins</td>
<td>n</td>
<td>.18</td>
</tr>
<tr>
<td>Pitch</td>
<td>P</td>
<td>.100</td>
</tr>
<tr>
<td>Top to Seating Plane</td>
<td>A</td>
<td>.170</td>
</tr>
<tr>
<td>Ceramic Package Height</td>
<td>A2</td>
<td>.155</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1</td>
<td>.015</td>
</tr>
<tr>
<td>Shoulder to Shoulder Width</td>
<td>E</td>
<td>.300</td>
</tr>
<tr>
<td>Ceramic Pkg. Width</td>
<td>E1</td>
<td>.285</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
<td>.880</td>
</tr>
<tr>
<td>Tip to Seating Plane</td>
<td>L</td>
<td>.125</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
<td>.008</td>
</tr>
<tr>
<td>Upper Lead Width</td>
<td>B1</td>
<td>.050</td>
</tr>
<tr>
<td>Lower Lead Width</td>
<td>B</td>
<td>.016</td>
</tr>
<tr>
<td>Overall Row Spacing</td>
<td>§</td>
<td>.345</td>
</tr>
<tr>
<td>Window Width</td>
<td>W1</td>
<td>.130</td>
</tr>
<tr>
<td>Window Length</td>
<td>W2</td>
<td>.190</td>
</tr>
</tbody>
</table>

* Controlling Parameter

§ Significant Characteristic

JEDEC Equivalent: MO-036

Drawing No. C04-010
12.4 20-Lead Plastic Shrink Small Outline (SS) – 209 mil, 5.30 mm (SSOP)

<table>
<thead>
<tr>
<th>Units</th>
<th>INCHES*</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
<td>NOM</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>n</td>
<td>.20</td>
</tr>
<tr>
<td>Pitch</td>
<td>p</td>
<td>.026</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
<td>.068</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
<td>.064</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1</td>
<td>.002</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
<td>.299</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
<td>.201</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
<td>.278</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
<td>.022</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
<td>.004</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>φ</td>
<td>0</td>
</tr>
<tr>
<td>Lead Width</td>
<td>B</td>
<td>.010</td>
</tr>
<tr>
<td>Mold Draft Angle Top</td>
<td>α</td>
<td>0</td>
</tr>
<tr>
<td>Mold Draft Angle Bottom</td>
<td>β</td>
<td>0</td>
</tr>
</tbody>
</table>

* Controlling Parameter
§ Significant Characteristic

Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (.254mm) per side.
JEDEC Equivalent: MO-150
Drawing No. C04-072
12.5 Package Marking Information

Legend:

MM...M Microchip part number information
XX...X Customer specific information*
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.
ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and
1-480-786-7302 for the rest of the world.

991103

Trademarks: The Microchip name, logo, PIC, PICmicro, PICSTART, PICMASTER, PRO MATE and MPLAB are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. FlexROM and fuzzyLAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.
READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To: Technical Publications Manager
RE: Reader Response

From: Name ____________________________
Company ____________________________
Address ____________________________
City / State / ZIP / Country ________________
Telephone: (_____ ) ________ - ________  FAX: (_____ ) ________ - ________

Application (optional):

Would you like a reply?  Y  N

Device: PIC16HV540
Literature Number: DS40197B

Questions:

1. What are the best features of this document?

2. How does this document meet your hardware and software development needs?

3. Do you find the organization of this data sheet easy to follow? If not, why?

4. What additions to the data sheet do you think would enhance the structure and subject?

5. What deletions from the data sheet could be made without affecting the overall usefulness?

6. Is there any incorrect or misleading information (what and where)?

7. How would you improve this document?

8. How would you improve our software, systems, and silicon products?
PIC16HV540 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<table>
<thead>
<tr>
<th>PIC16HV540</th>
<th>-XX</th>
<th>X</th>
<th>/XX</th>
<th>XXX</th>
</tr>
</thead>
</table>

**Pattern:** QTP, SQTP, Code or Special Requirements

**Package:**
- JW = Windowed CERDIP
- SO = SOIC
- P = PDIP
- SS = SSOP

**Temperature Range:**
- 0 = −0°C to +70°C
- I = −40°C to +85°C

**Frequency Range**
- 04 = 200 kHz (PIC16HV540-04)
- 04 = 4 MHz
- 20 = 20 MHz

**Device:**
- PIC16HV540 : VDD range 3.5V to 15V
- PIC16HV540T : VDD range 3.5V to 15V (Tape/Reel)

**Sales and Support**

**Data Sheets**
Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office
2. The Microchip Corporate Literature Center U.S. FAX: (480) 786-7277.
3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

**New Customer Notification System**
Register on our web site (www.microchip.com/cn) to receive the most current information on our products.
Note the following details of the code protection feature on PICmicro® MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable”.
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip’s products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, FilterLab, KEELoQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.
### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ  85224-6199  
Tel: 480-792-7200  Fax: 480-792-7277  
Technical Support: 480-792-7627  
Web Address: http://www.microchip.com

**Rocky Mountain**  
2355 West Chandler Blvd.  
Chandler, AZ  85224-6199  
Tel: 480-792-7966  Fax: 480-792-7456

**Atlanta**  
500 Sugar Mill Road, Suite 200B  
Atlanta, GA  30350  
Tel: 770-640-0034  Fax: 770-640-0307

**Boston**  
2 Lan Drive, Suite 120  
Westford, MA  01886  
Tel: 978-692-3848  Fax: 978-692-3821

**Chicago**  
333 Pierce Road, Suite 180  
Itasca, IL  60143  
Tel: 630-285-0071  Fax: 630-285-0075

**Dallas**  
4570 Westgrove Drive, Suite 160  
Addison, TX  75001  
Tel: 972-818-7924  Fax: 972-818-2924

**Detroit**  
Tri-Agia Office Building  
32255 Northwestern Highway, Suite 190  
Farmington Hills, MI  48334  
Tel: 248-538-2250  Fax: 248-538-2260

**Kokomo**  
2767 S. Albright Road  
Kokomo, Indiana  46902  
Tel: 765-864-8360  Fax: 765-864-8387

**Los Angeles**  
18201 Von Karman, Suite 1090  
Irvine, CA  92612  
Tel: 949-263-1888  Fax: 949-263-1338

**New York**  
150 Motor Parkway, Suite 202  
Hauppauge, NY  11788  
Tel: 631-273-5305  Fax: 631-273-5335

**San Jose**  
Microchip Technology Inc.  
2107 North First Street, Suite 590  
San Jose, CA  95131  
Tel: 408-436-7950  Fax: 408-436-7955

**Toronto**  
6285 Northame Drive, Suite 108  
Mississauga, Ontario L4V 1X5, Canada  
Tel: 905-673-0699  Fax: 905-673-6509

### ASIA/PACIFIC

**Australia**  
Microchip Technology Australia Pty Ltd  
Suite 22, 41 Lawson Street  
Epping 2121, NSW  
Australia  
Tel: 61-2-9868-6733  Fax: 61-2-9868-6755

**China - Beijing**  
Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office  
Unit 915  
Bei Hai Wen Tai Bldg., No. 6 Chaoyangmen Beidajie  
Beijing, 100027, No. China  
Tel: 86-10-85282100 Fax: 86-10-85282104

**China - Chengdu**  
Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office  
Rm. 2401, 24th Floor, Ming Xing Financial Tower  
No. 88 TIDU Street  
Chengdu 610016, China  
Tel: 86-28-6766200 Fax: 86-28-6766599

**China - Fuzhou**  
Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office  
No. 71 Wuxi Road  
Fuzhou 350001, China  
Tel: 86-591-7503506 Fax: 86-591-7503521

**China - Shanghai**  
Microchip Technology Consulting (Shanghai) Co., Ltd., Shanghai Liaison Office  
Room 28F, World Trade Plaza  
No. 71 Wuxi Road  
Fuzhou 350001, China  
Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

**China - Shenzhen**  
Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office  
Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu  
Shenzhen 518001, China  
Tel: 86-755-2350361 Fax: 86-755-2366086

**Hong Kong**  
Microchip Technology Hong Kong Ltd.  
Unit 901-6, Tower 2, Metroplaza  
223 Hung Fong Road  
Kwai Fong, N.T., Hong Kong  
Tel: 852-2401-2401 Fax: 852-2401-2431

**India**  
Microchip Technology India  
India Liaison Office  
Divyashree Chambers  
1 Floor, Wing A (A3/A4)  
No. 11, O’Shaunessy Road  
Bangalore, 560 025, India  
Tel: 91-80-22908242 Fax: 91-80-22901200

**Japan**  
Microchip Technology Japan K.K.  
Benex S-1 6F  
3-18-20, Shinyokohama  
Kohoku-Ku, Yokohama-shi  
Kanagawa, 222-0033, Japan  
Tel: 81-45-471-6166 Fax: 81-45-471-6122

**Korea**  
Microchip Technology Korea  
168-1, Youngbo Bldg. 3 Floor  
Samsung-Dong, Kangnam-Ku  
Seoul, Korea 135-882  
Tel: 82-2-554-7200 Fax: 82-2-558-5934

**Singapore**  
Microchip Technology Singapore Pte Ltd.  
200 Middle Road  
#07-02 Prime Centre  
Singapore, 189980  
Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan**  
Microchip Technology Taiwan  
11F-3, No. 207  
Tung Hua North Road  
Taipei, 105, Taiwan  
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

### EUROPE

**Denmark**  
Microchip Technology Nordic ApS  
Regerus Business Centre  
Lastrup hoj 1-3  
Ballrup DK-2750 Denmark  
Tel: 45 4420 9855 Fax: 45 4420 9910

**France**  
Microchip Technology SARL  
Parc d’Activite du Moulin de Massy  
43 Rue du Saule Trapu  
Batiment A - Ier Etage  
91900 Massy, France  
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany**  
Microchip Technology GmbH  
Gustav-Heinemann Ring 125  
D-81739 Munich, Germany  
Tel: 49-89-6275-1440 Fax: 49-89-6275-1445

**Italy**  
Microchip Technology SRL  
Centro Direzionale Colleoni  
Palazzo Taurus 1 V. Le Colleoni 1  
20041 Atrnage Brianza  
Milan, Italy  
Tel: 39-039-65791-1 Fax: 39-039-6899883

**United Kingdom**  
Microchip Technology Ltd.  
505 Eskdale Road  
Winnersh Triangle  
Wokingham  
Berkshire, England RG41 5TU  
Tel: 44 118 921 5869 Fax: 44 118 921 5820

© 2002 Microchip Technology Inc.