PIC12F529T39A

14-Pin, 8-Bit Flash Microcontroller

High-Performance RISC CPU
- Only 34 Single-Word Instructions
- All Single-Cycle Instructions except for Program Branches which are Two-Cycle
- Four-Level Deep Hardware Stack
- Direct, Indirect and Relative Addressing modes for Data and Instructions
- Operating Speed:
  - DC – 8 MHz internal clock
  - DC – 500 ns instruction cycle

Special Microcontroller Features
- 8 MHz Precision Internal Oscillator:
  - Factory-calibrated to ±1%
- In-Circuit Serial Programming™ (ICSP™)
- Power-on Reset (POR)
- Device Reset Timer (DRT)
- Watchdog Timer (WDT) with Dedicated On-Chip RC Oscillator for Reliable Operation
- Programmable Code Protection
- Multiplexed MCLR Input Pin
- Internal Weak Pull-ups on I/O Pins
- Power-Saving Sleep mode
- Wake-up from Sleep on Pin Change
- Selectable Oscillator Options:
  - INTRC: 4 MHz or 8 MHz precision internal RC oscillator
  - EXTRC: External low-cost RC oscillator
  - XT: Standard crystal/resonator
  - LP: Power-saving, low-frequency crystal

Low-Power Features/CMOS Technology
- Standby Current:
  - 225 nA @ 2.0V, RF Sleep, typical
- Operating Current:
  - 175 µA @ 4 MHz, 2.0V, RF Sleep, typical
  - 9.17 mA @ 4 MHz, 2.0V, RF on at +0 dBm, typical
  - 15.17 mA @ 4 MHz, 2.0V, RF on at +10 dBm, typical
- Watchdog Timer Current:
  - 1 µA @ 2.0V, typical
- High Endurance Program and Flash Data Memory cells:
  - 100,000 write program memory endurance
  - 1,000,000 write Flash data memory endurance
  - Program and Flash data retention: >40 years
- Fully Static Design
- Operating Voltage Range: 2.0V to 3.7V
- Industrial temperature range: -40°C to +85°C

RF Transmitter
- Fully-Integrated Transmitter
- FSK Operation up to 100 kbps
- OOK Operation up to 10 kbps
- Frequency-Agile Operation in 310, 433, 868 and 915 MHz bands
- Configurable Output Power: +10 dBm, 0 dBm

Peripheral Features
- Six I/O Pins:
  - Five I/O pins with individual direction control
  - One input-only pin
  - High-current sink/source for direct LED drive
- 8-Bit Real-Time Clock/Counter (TMR0) with 8-Bit Programmable Prescaler
FIGURE 1: 14-PIN TSSOP

PIC12F529T39A Family Types

<table>
<thead>
<tr>
<th>Device</th>
<th>Program Memory</th>
<th>Data Memory</th>
<th>I/O</th>
<th>RF Transmitter</th>
<th>Comparators</th>
<th>Timers (8-bit)</th>
<th>8-Bit A/D Channels</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Flash (words)</td>
<td>SRAM (bytes)</td>
<td>Flash (bytes)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PIC12F529T39A</td>
<td>1536</td>
<td>201</td>
<td>64</td>
<td>6</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>PIC12LF1840T39A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Data Sheet Index: (Unshaded devices are described in this document.)

1: DS40001636 PIC12LF1840T39A Data Sheet, 8-Bit Flash Microcontroller with XLP
## Table of Contents

1.0 General Description .................................................................................................................. 7
2.0 PIC12F529T39A Device Varieties .......................................................................................... 9
3.0 Architectural Overview ........................................................................................................... 11
4.0 Memory Organization ............................................................................................................ 15
5.0 Flash Data Memory ............................................................................................................... 23
6.0 I/O Port ................................................................................................................................... 25
7.0 Timer0 Module and TMR0 Register ...................................................................................... 33
8.0 Special Features Of The CPU .............................................................................................. 39
9.0 RF Transmitter ...................................................................................................................... 51
10.0 Instruction Set Summary ..................................................................................................... 63
11.0 Development Support ......................................................................................................... 71
12.0 Electrical Characteristics ................................................................................................... 75
13.0 DC and AC Characteristics Graphs and Charts .................................................................. 87
14.0 Packaging Information ....................................................................................................... 95
The Microchip Web Site ............................................................................................................ 103
Customer Change Notification Service ................................................................................... 103
Customer Support .................................................................................................................. 103
Reader Response ...................................................................................................................... 104
Product Identification System .................................................................................................. 105

---

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip’s Worldwide Web site: http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.
1.0 GENERAL DESCRIPTION

The PIC12F529T39A device from Microchip Technology is a low-cost, high-performance, 8-bit, fully-static, Flash-based CMOS microcontroller. It employs a RISC architecture with only 34 single-word/single-cycle instructions. All instructions are single cycle except for program branches, which take two cycles. The PIC12F529T39A device delivers performance an order of magnitude higher than its competitors in the same price category. The 12-bit wide instructions are highly symmetrical, resulting in a typical 2:1 code compression over other 8-bit microcontrollers in its class. The easy-to-use and easy to remember instruction set reduces development time significantly.

The PIC12F529T39A product is equipped with special features that reduce system cost and power requirements. The Power-on Reset (POR) and Device Reset Timer (DRT) eliminate the need for external Reset circuitry. There are four oscillator configurations to choose from including INTRC Internal Oscillator mode and the power-saving LP (Low-power) Oscillator mode. Power-Saving Sleep mode, Watchdog Timer and code protection features improve system cost, power and reliability.

The PIC12F529T39A device is available in the cost-effective Flash programmable version, which is suitable for production in any volume. The customer can take full advantage of Microchip’s price leadership in Flash programmable microcontrollers, while benefiting from the Flash programmable flexibility.

The PIC12F529T39A product is supported by a full-featured macro assembler, a software simulator, a low-cost development programmer and a full-featured programmer. All the tools are supported on PC and compatible machines.

1.1 Applications

The PIC12F529T39A device fits in applications ranging from personal care appliances and security systems to low-power remote transmitters/receivers. The Flash technology makes customizing application programs (transmitter codes, appliance settings, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through hole or surface mounting, make these microcontrollers perfect for applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC12F529T39A device very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, logic and PLDs in larger systems and co-processor applications).

### TABLE 1-1: FEATURES AND MEMORY OF PIC12F529T39A

<table>
<thead>
<tr>
<th></th>
<th>PIC12F529T39A</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock Memory</td>
<td>Maximum Frequency of Operation (MHz)</td>
</tr>
<tr>
<td></td>
<td>Flash Program Memory</td>
</tr>
<tr>
<td>Peripherals</td>
<td>SRAM Data Memory (bytes)</td>
</tr>
<tr>
<td></td>
<td>Flash Data Memory (bytes)</td>
</tr>
<tr>
<td>Features</td>
<td>Timer Module(s)</td>
</tr>
<tr>
<td></td>
<td>Wake-up from Sleep on Pin Change</td>
</tr>
<tr>
<td></td>
<td>I/O Pins</td>
</tr>
<tr>
<td></td>
<td>Input Pins</td>
</tr>
<tr>
<td></td>
<td>Internal Pull-ups</td>
</tr>
<tr>
<td></td>
<td>In-Circuit Serial Programming™</td>
</tr>
<tr>
<td></td>
<td>Number of Instructions</td>
</tr>
<tr>
<td></td>
<td>RF Transmitter Frequency Range</td>
</tr>
<tr>
<td></td>
<td>Packages</td>
</tr>
</tbody>
</table>
2.0 PIC12F529T39A DEVICE VARIETIES

When placing orders, please use the PIC12F529T39A Product Identification System at the back of this data sheet to specify the correct part number. Depending on application and production requirements, the proper device option can be selected using the information in this section.

2.1 Quick-Turn Programming (QTP) Devices

Microchip offers a QTP programming service for factory production orders. This service is made available for users who choose not to program medium-to-high quantity units and whose code patterns have stabilized. The devices are identical to the Flash devices but with all Flash locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.2 Serialized Quick-Turn Programming℠ (SQTP℠) Devices

Microchip offers a unique programming service, where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number, which can serve as an entry code, password or ID number.
3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC12F529T39A device can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC12F529T39A device uses a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architectures where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12 bits wide, making it possible to have all single-word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (34) execute in a single cycle (500 ns @ 8 MHz, 1 μs @ 4 MHz) except for program branches.

Table 3-1 below lists memory supported by the PIC12F529T39A device.

<table>
<thead>
<tr>
<th>Device</th>
<th>Program Memory</th>
<th>Data Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Flash (words)</td>
<td>SRAM (bytes)</td>
</tr>
<tr>
<td>PIC12F529T39A</td>
<td>1536</td>
<td>201</td>
</tr>
</tbody>
</table>

The PIC12F529T39A device can directly or indirectly address its register files and data memory. All Special Function Registers (SFR), including the PC, are mapped in the data memory. The PIC12F529T39A device has a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation, on any register, using any addressing mode. This symmetrical nature and lack of "special optimal situations" make programming with the PIC12F529T39A device simple, yet efficient. In addition, the learning curve is reduced significantly.

The PIC12F529T39A device contains an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.
FIGURE 3-1: PIC12F529T39A ARCHITECTURAL BLOCK DIAGRAM

Note 1: 201-byte GPR in PIC12F529T39A, including linear RAM.
Note 2: FSR and direct addressing differs from standard baseline parts.
### TABLE 3-2: PIC12F529T39A PINOUT DESCRIPTION

<table>
<thead>
<tr>
<th>Name</th>
<th>Function</th>
<th>Type</th>
<th>Input Type</th>
<th>Output Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>GP0/ICSPDAT</td>
<td>GP0</td>
<td>I/O</td>
<td>TTL</td>
<td>CMOS</td>
<td>Bidirectional I/O port with weak pull-up.</td>
</tr>
<tr>
<td></td>
<td>ICSPDAT</td>
<td>I/O</td>
<td>ST</td>
<td>CMOS</td>
<td>ICSP™ mode Schmitt Trigger.</td>
</tr>
<tr>
<td>GP1/ICSPCLK</td>
<td>GP1</td>
<td>I/O</td>
<td>TTL</td>
<td>CMOS</td>
<td>Bidirectional I/O port with weak pull-up.</td>
</tr>
<tr>
<td></td>
<td>ICSPCLK</td>
<td>I</td>
<td>ST</td>
<td>—</td>
<td>ICSP™ mode Schmitt Trigger.</td>
</tr>
<tr>
<td>GP2/T0CKI</td>
<td>GP2</td>
<td>I/O</td>
<td>TTL</td>
<td>CMOS</td>
<td>Bidirectional I/O port.</td>
</tr>
<tr>
<td></td>
<td>T0CKI</td>
<td>I</td>
<td>ST</td>
<td>—</td>
<td>Timer0 clock input.</td>
</tr>
<tr>
<td>GP3/MCLR/VPP</td>
<td>GP3</td>
<td>I</td>
<td>TTL</td>
<td>—</td>
<td>Standard TTL input with weak pull-up.</td>
</tr>
<tr>
<td></td>
<td>MCLR</td>
<td>I</td>
<td>ST</td>
<td>—</td>
<td>MCLR input (weak pull-up always enabled in this mode).</td>
</tr>
<tr>
<td></td>
<td>VPP</td>
<td>I</td>
<td>High Voltage</td>
<td>—</td>
<td>Test mode high-voltage pin.</td>
</tr>
<tr>
<td></td>
<td>OSC2</td>
<td>O</td>
<td>—</td>
<td>XTAL</td>
<td>XTAL oscillator output pin for microcontroller.</td>
</tr>
<tr>
<td>GP5/OSC1/CLKIN</td>
<td>GP5</td>
<td>I/O</td>
<td>TTL</td>
<td>CMOS</td>
<td>Bidirectional I/O port.</td>
</tr>
<tr>
<td></td>
<td>OSC1</td>
<td>I</td>
<td>XTAL</td>
<td>—</td>
<td>XTAL oscillator input pin for microcontroller.</td>
</tr>
<tr>
<td></td>
<td>CLKIN</td>
<td>I</td>
<td>ST</td>
<td>—</td>
<td>EXTRC Schmitt Trigger input.</td>
</tr>
<tr>
<td>VDD</td>
<td>VDD</td>
<td>P</td>
<td>Power</td>
<td>—</td>
<td>Positive supply for logic and I/O pins.</td>
</tr>
<tr>
<td>VSS</td>
<td>VSS</td>
<td>P</td>
<td>Power</td>
<td>—</td>
<td>Ground reference for logic and I/O pins.</td>
</tr>
<tr>
<td>VDDRF</td>
<td>VDDRF</td>
<td>P</td>
<td>Power</td>
<td>—</td>
<td>Positive Power Supply for RF Transmitter.</td>
</tr>
<tr>
<td>CTRL</td>
<td>CTRL</td>
<td>I</td>
<td>CMOS</td>
<td>—</td>
<td>Configuration Selection and Configuration Clock.</td>
</tr>
<tr>
<td>RFOUT</td>
<td>RFOUT</td>
<td>O</td>
<td>—</td>
<td>RF</td>
<td>Transmitter RF output.</td>
</tr>
<tr>
<td>VSSRF</td>
<td>VSSRF</td>
<td>P</td>
<td>Power</td>
<td>—</td>
<td>Ground reference for RF Transmitter.</td>
</tr>
<tr>
<td>DATA</td>
<td>DATA</td>
<td>I/O</td>
<td>CMOS</td>
<td>CMOS</td>
<td>Configuration Data and Transmit Data.</td>
</tr>
<tr>
<td>XTL</td>
<td>XTL</td>
<td>I</td>
<td>XTAL</td>
<td>—</td>
<td>Crystal oscillator input pin for RF Transmitter.</td>
</tr>
</tbody>
</table>

**Legend:**  
I = Input, O = Output, I/O = Input/Output, P = Power, — = Not Used, TTL = TTL input, ST = Schmitt Trigger input, AN = Analog Voltage
3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the PC is incremented every Q1 and the instruction is fetched from program memory and latched into the instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2 and Example 3-1.

3.2 Instruction Flow/Pipelining

An instruction cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the PC to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the PC incrementing in Q1. In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW

1. MOVLW 03H
   Fetch 1 Execute 1
2. MOVWF GPIO
   Fetch 2 Execute 2
3. CALL SUB_1
   Fetch 3 Execute 3
4. BSF GPIO, 1
   Fetch 4 Flush
   Fetch SUB_1 Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles, since the fetch instruction is “flushed” from the pipeline, while the new instruction is being fetched and then executed.
4.0 MEMORY ORGANIZATION

The PIC12F529T39A memory is organized into program memory and data memory (SRAM). The self-writable portion of the program memory called Flash data memory, is located at addresses 600h-63Fh. As the device has more than 512 bytes of program memory, a paging scheme is used. Program memory pages are accessed using STATUS register bit, PA0. For the PIC12F529T39A, with data memory register files of more than 32 registers, a banking scheme is used. Data memory banks are accessed using the File Select Register (FSR).

4.1 Program Memory Organization for the PIC12F529T39A

The PIC12F529T39A device has an 11-bit Program Counter (PC) capable of addressing a 2K x 12 program memory space.

Only the first 1.5K x 12 (0000h-05FFh) are physically implemented (see Figure 4-1). Accessing a location above these boundaries will cause a wrap-around within the 1.5K x 12 space. The effective Reset vector is a 0000h (see Figure 4-1). Location 05FFh contains the internal clock oscillator calibration value. This value should never be overwritten.

Note 1: Address 0000h becomes the effective Reset vector. Location 05FFh contains the \texttt{MOVLW XX} internal oscillator calibration value.

2: Flash data memory is non-executable.
4.2 Data Memory (SRAM and FSRs)

Data memory is composed of registers or bytes of SRAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: Special Function Registers (SFR) and General Purpose Registers (GPR).

The Special Function Registers include the TMR0 register, the Program Counter Low (PCL), the STATUS register, the I/O register (port) and the File Select Register (FSR). In addition, the EECON, EEDATA and EEADR registers provide for interface with the Flash data memory.

The PIC12F529T39A register file is composed of 10 Special Function Registers and 201 General Purpose Registers.

4.2.1 GENERAL PURPOSE REGISTER FILE

The General Purpose Register file is accessed, either directly or indirectly, through the File Select Register (FSR). See Section 4.8 “Indirect Data Addressing: INDF and FSR Registers”.

FIGURE 4-2: REGISTER FILE MAP

Note 1: Not a physical register.
4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1).

The Special Function Registers can be classified into two sets. The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

4.2.3 LINEAR RAM

The last four banks, addresses 0x80 to 0xFF, are general purpose RAM registers, unbroken by SFRs. This region is ideal for indirect access using the FSR and INDF registers.

**Note:** Unlike other baseline devices, the FSR register does not contain bank bits and, therefore, does not affect direct addressing schemes. The FSR/INDF registers have full access to RAM.

### TABLE 4-1: SPECIAL FUNCTION REGISTER SUMMARY

<table>
<thead>
<tr>
<th>Addr</th>
<th>Name</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>Value on Power-on Reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>N/A</td>
<td>TRIS</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>——11 1111</td>
</tr>
<tr>
<td>N/A</td>
<td>OPTION</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>1111 1111</td>
</tr>
<tr>
<td>N/A</td>
<td>BSR</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>BSR&lt;2:0&gt;</td>
</tr>
<tr>
<td>00h</td>
<td>INDF</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>xxxx xxxx</td>
</tr>
<tr>
<td>01h</td>
<td>TMR0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>——xx xxxx</td>
</tr>
<tr>
<td>02h(T)</td>
<td>PCL</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>1111 1111</td>
</tr>
<tr>
<td>03h</td>
<td>STATUS</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>0001 1xxx</td>
</tr>
<tr>
<td>04h</td>
<td>FSR</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>110x xxxx</td>
</tr>
<tr>
<td>05h</td>
<td>OSCCAL</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>——xx xxxx</td>
</tr>
<tr>
<td>06h</td>
<td>GPIO</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>——xx xxxx</td>
</tr>
<tr>
<td>21h</td>
<td>EECON</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>0001 0000</td>
</tr>
<tr>
<td>25h</td>
<td>EEDATA</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>0001 0000</td>
</tr>
<tr>
<td>26h</td>
<td>EEADR</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>——xx xxxx</td>
</tr>
</tbody>
</table>

**Legend:**
- x = unknown, u = unchanged, – = unimplemented, read as ‘0’ (if applicable). Shaded cells = unimplemented or unused

**Note 1:** The upper byte of the Program Counter is not directly accessible. See Section 4.6 “Program Counter” for an explanation of how to access these bits.
4.3 STATUS Register

This register contains the arithmetic status of the ALU, the Reset status and the page preselect bit.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, `CLRF STATUS`, will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

Therefore, it is recommended that only BCF, BSF and MOVWF instructions be used to alter the STATUS register. These instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions which do affect Status bits, see Section 10.0 “Instruction Set Summary”.

REGISTER 4-1: STATUS: STATUS REGISTER

<table>
<thead>
<tr>
<th></th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R-1</th>
<th>R-1</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPWUF</td>
<td>PA1</td>
<td>PA0</td>
<td>TO</td>
<td>PD</td>
<td>Z</td>
<td>DC</td>
<td>C</td>
<td></td>
</tr>
</tbody>
</table>

Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as '0'
- = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown

bit 7
GPWUF: Wake-up From Sleep on Pin Change bit
1 = Reset due to wake-up from Sleep on pin change
0 = After power-up or other Reset

bit 6-5
PA<1:0>: Program Page Preselect bits(1)
00 = Page 0 (000h-1FFh)
01 = Page 1 (200h-3FFh)
10 = Page 2 (400h-5FFh)
11 = Reserved. Do not use.

bit 4
TO: Time-Out bit
1 = After power-up, CLRWDT instruction, or SLEEP instruction
0 = A WDT time-out occurred

bit 3
PD: Power-Down bit
1 = After power-up or by the CLRWDT instruction
0 = By execution of the SLEEP instruction

bit 2
Z: Zero bit
1 = The result of an arithmetic or logic operation is zero
0 = The result of an arithmetic or logic operation is not zero

bit 1
DC: Digit Carry/Borrow bit (for ADDWF and SUBWF instructions)
ADDWF:
1 = A carry from the 4th low-order bit of the result occurred
0 = A carry from the 4th low-order bit of the result did not occur
SUBWF:
1 = A borrow from the 4th low-order bit of the result did not occur
0 = A borrow from the 4th low-order bit of the result occurred

bit 0
C: Carry/Borrow bit (for ADDWF, SUBWF and RRF, RLF instructions)
ADDWF:
1 = A carry occurred
0 = A carry did not occur
SUBWF:
1 = A borrow occurred
0 = A borrow did not occur
RRF or RLF:
1 = A carry did not occur
0 = A carry occurred

Note 1: Do not set both PA0 and PA1.
4.4 OPTION Register

The OPTION register is a 8-bit wide, write-only register, which contains various control bits to configure the Timer0/WDT prescaler and Timer0.

By executing the OPTION instruction, the contents of the W register will be transferred to the OPTION register. A Reset sets the OPTION<7:0> bits.

**Note:** If the T0SC bit is set to ‘1’, it will override the TRIS function on the T0CKI pin.

**REGISTER 4-2: OPTION: OPTION REGISTER**

<table>
<thead>
<tr>
<th>W-1</th>
<th>W-1</th>
<th>W-1</th>
<th>W-1</th>
<th>W-1</th>
<th>W-1</th>
<th>W-1</th>
<th>W-1</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPWU</td>
<td>GPPU</td>
<td>T0CS</td>
<td>T0SE</td>
<td>PSA</td>
<td>PS&lt;2:0&gt;</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Legend:

- R = Readable bit
- W = Writable bit
- x = Bit is unknown
- -n = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared

<table>
<thead>
<tr>
<th>bit 7</th>
<th>GPWU: Enable Wake-up On Pin Change bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Disabled</td>
</tr>
<tr>
<td>0</td>
<td>Enabled</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>bit 6</th>
<th>GPPU: Enable Weak Pull-Ups bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Disabled</td>
</tr>
<tr>
<td>0</td>
<td>Enabled</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>bit 5</th>
<th>T0CS: Timer0 Clock Source Select bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Transition on T0CKI pin</td>
</tr>
<tr>
<td>0</td>
<td>Internal instruction cycle clock (CLKOUT)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>bit 4</th>
<th>T0SE: Timer0 Source Edge Select bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Increment on high-to-low transition on T0CKI pin</td>
</tr>
<tr>
<td>0</td>
<td>Increment on low-to-high transition on T0CKI pin</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>bit 3</th>
<th>PSA: Prescaler Assignment bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Prescaler assigned to the WDT</td>
</tr>
<tr>
<td>0</td>
<td>Prescaler assigned to Timer0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>bit 2-0</th>
<th>PS&lt;2:0&gt;: Prescaler Rate Select bits</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Bit Value</th>
<th>Timer0 Rate</th>
<th>WDT Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>1 : 2</td>
<td>1 : 1</td>
</tr>
<tr>
<td>001</td>
<td>1 : 4</td>
<td>1 : 2</td>
</tr>
<tr>
<td>010</td>
<td>1 : 8</td>
<td>1 : 4</td>
</tr>
<tr>
<td>011</td>
<td>1 : 16</td>
<td>1 : 8</td>
</tr>
<tr>
<td>100</td>
<td>1 : 32</td>
<td>1 : 16</td>
</tr>
<tr>
<td>101</td>
<td>1 : 64</td>
<td>1 : 32</td>
</tr>
<tr>
<td>110</td>
<td>1 : 128</td>
<td>1 : 64</td>
</tr>
<tr>
<td>111</td>
<td>1 : 256</td>
<td>1 : 128</td>
</tr>
</tbody>
</table>
4.5 OSCCAL Register

The Oscillator Calibration (OSCCAL) register is used to calibrate the 8 MHz internal oscillator macro. It contains seven bits of calibration that uses a two’s complement scheme for controlling the oscillator speed. See Register 4-3 for details.

REGISTER 4-3: OSCCAL: OSCILLATOR CALIBRATION REGISTER

<table>
<thead>
<tr>
<th>R/W-1</th>
<th>R/W-1</th>
<th>R/W-1</th>
<th>R/W-1</th>
<th>R/W-1</th>
<th>R/W-1</th>
<th>U-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>CAL&lt;6:0&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

bit 7-1  CAL<6:0>: Oscillator Calibration bits
0111111 = Maximum frequency
0000001 = Center frequency
1111111 = Minimum frequency

bit 0  Unimplemented: Read as '0'

Legend:
R = Readable bit    W = Writable bit    U = Unimplemented bit, read as '0'
-n = Value at POR   '1' = Bit is set    '0' = Bit is cleared   x = Bit is unknown
4.6 Program Counter

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.

For a GOTO instruction, bits <8:0> of the PC are provided by the GOTO instruction word. The Program Counter (PCL) is mapped to PC<7:0>. Bits 5 and 6 of the STATUS register provide page information to bits 9 and 10 of the PC. (Figure 4-3).

For a CALL instruction, or any instruction where the PCL is the destination, bits <7:0> of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-3).

Instructions where the PCL is the destination, or modify PCL instructions, include MOVWF PCL, ADDWF PCL and BSF PCL,5.

Note: Because PC<8> is cleared in the CALL instruction or any modify PCL instruction, all subroutine calls or computed jumps are limited to the first 256 locations of any program memory page (512 words long).

FIGURE 4-3: LOADING OF PC BRANCH INSTRUCTIONS

4.6.1 EFFECTS OF RESET

The PC is set upon a Reset, which means that the PC addresses the last location in the last page (i.e., the oscillator calibration instruction). After executing MOVLW XX, the PC will roll over to location 00h and begin executing user code.

The STATUS register page preselect bits are cleared upon a Reset, which means that page 0 is pre-selected. Therefore, upon a Reset, a GOTO instruction will automatically cause the program to jump to page 0 until the value of the page bits is altered.

4.7 Stack

The PIC12F529T39A device has a four-deep, 12-bit wide hardware PUSH/POP stack.

A CALL instruction will PUSH the current value of Stack 1 into Stack 2 and then PUSH the current PC value, incremented by one, into Stack Level 1. If more than four sequential CALLs are executed, only the most recent four return addresses are stored.

A RETLW instruction will POP the contents of Stack Level 1 into the PC and then copy Stack Level 2 contents into Stack Level 1. If more than four sequential RETLWs are executed, the stack will be filled with the address previously stored in Stack Level 2. Note that the W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

Note 1: There are no Status bits to indicate Stack Overflow or Stack Underflow conditions.

2: There are no instruction mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL and RETLW instructions.
4.8 Indirect Data Addressing: INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a pointer). This is indirect addressing. Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although Status bits may be affected).

The FSR is an 8-bit wide register. It is used in conjunction with the INDF register to indirectly address the data memory area.

EXAMPLE 4-1: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

```
MOVLW 0x10 ;initialize pointer
MOVWF FSR ;to RAM
NEXT CLRF INDF ;clear INDF ;register
   INCF FSR,F ;inc pointer
   BTFSC FSR,4 ;all done?
   GOTO NEXT ;NO, clear next
CONTINUE : ;YES, continue
```

FIGURE 4-4: DIRECT/INDIRECT ADDRESSING

<table>
<thead>
<tr>
<th>Direct Addressing</th>
<th>Indirect Addressing</th>
</tr>
</thead>
<tbody>
<tr>
<td>(BSR)</td>
<td>(FSR)</td>
</tr>
<tr>
<td>7 6 5</td>
<td>7 6 5</td>
</tr>
<tr>
<td>4 3 2 1 0</td>
<td>4 3 2 1 0</td>
</tr>
<tr>
<td>Bank Select</td>
<td>Location Select</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>000</td>
<td>000 001 010 011 100 101 110 111</td>
</tr>
<tr>
<td>Addresses map back to addresses in Bank 0/1</td>
<td></td>
</tr>
<tr>
<td>Data Memory</td>
<td></td>
</tr>
<tr>
<td>00h 10h 1Fh</td>
<td></td>
</tr>
<tr>
<td>Bank 0 Bank 1 Bank 2 Bank 3 Bank 4 Bank 5 Bank 6 Bank 7</td>
<td></td>
</tr>
</tbody>
</table>

4.9 Direct Data Addressing

Banking when using direct addressing methods is accomplished using the MOVLB instruction to write to the BSR. The BSR, like the OPTION register, is not mapped to user-accessible memory. The value in BSR has no effect on indirect addressed operations.
5.0 FLASH DATA MEMORY CONTROL

The Flash data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers (SFRs).

5.1 Reading Flash Data Memory

To read a Flash data memory location the user must:

1. Write the EEADR register
2. Set the RD bit of the EECON register

The value written to the EEADR register determines which Flash data memory location is read. Setting the RD bit of the EECON register initiates the read. Data from the Flash data memory read is available in the EEDATA register immediately. The EEDATA register will hold this value until another read is initiated or it is modified by a write operation. Program execution is suspended while the read cycle is in progress. Execution will continue with the instruction following the one that sets the WR bit. See Example 5-1 for sample code.

EXAMPLE 5-1: READING FROM FLASH DATA MEMORY

```assembly
BANKSEL EEADR
MOVF DATA_EE_ADDR, W ; Address to read
BANKSEL EECON1
BSF EECON, RD ; EE Read
MOVF EEDATA, W ; W = EEDATA
```

Note: Only a BSF command will work to enable the Flash data memory read documented in Example 5-1. No other sequence of commands will work, no exceptions.

5.2 Writing and Erasing Flash Data Memory

Flash data memory is erased one row at a time and written one byte at a time. The 64-byte array is made up of eight rows. A row contains eight sequential bytes. Row boundaries exist every eight bytes.

Generally, the procedure to write a byte of data to Flash data memory is:

1. Identify the row containing the address where the byte will be written.
2. If there is other information in that row that must be saved, copy those bytes from Flash data memory to RAM.

3. Perform a row erase of the row of interest.
4. Write the new byte of data and any saved bytes back to the appropriate addresses in Flash data memory.

To prevent accidental corruption of the Flash data memory, an unlock sequence is required to initiate a write or erase cycle. This sequence requires that the bit set instructions used to configure the EECON register happen exactly as shown in Example 5-2 and Example 5-3, depending on the operation requested.

5.2.1 ERASING FLASH DATA MEMORY

A row must be manually erased before writing new data. The following sequence must be performed for a single row erase.

1. Load EEADR with an address in the row to be erased.
2. Set the FREE bit to enable the erase.
3. Set the WREN bit to enable write access to the array.
4. Set the WR bit to initiate the erase cycle.

If the WREN bit is not set in the instruction cycle after the FREE bit is set, the FREE bit will be cleared in hardware.

If the WR bit is not set in the instruction cycle after the WREN bit is set, the WREN bit will be cleared in hardware.

Sample code that follows this procedure is included in Example 5-2.

Program execution is suspended while the erase cycle is in progress. Execution will continue with the instruction following the one that sets the WR bit.

EXAMPLE 5-2: ERASING A FLASH DATA MEMORY ROW

```assembly
BANKSEL EEADR
MOVLW EE_ADR_ERASE ; LOAD ADDRESS OF ROW TO ERASE
MOVWF EEADR
BSF EECON,FREE ; SELECT ERASE
BSF EECON,WREN ; ENABLE WRITES
BSF EECON,WR ; INITIATE ERASE
```

Note 1: The FREE bit may be set by any command normally used by the core. However, the WREN and WR bits can only be set using a series of BSF commands, as documented in Example 5-1. No other sequence of commands will work, no exceptions.

2: Bits <5:3> of the EEADR register indicate which row is to be erased.
5.2.2 WRITING TO FLASH DATA MEMORY

Once a cell is erased, new data can be written. Program execution is suspended during the write cycle. The following sequence must be performed for a single byte write.

1. Load EEADR with the address.
2. Load EEDATA with the data to write.
3. Set the WREN bit to enable write access to the array.
4. Set the WR bit to initiate the erase cycle.

If the WR bit is not set in the instruction cycle after the WREN bit is set, the WREN bit will be cleared in hardware.

Sample code that follows this procedure is included in Example 5-3.

EXAMPLE 5-3: WRITING A FLASH DATA MEMORY ROW

```assembly
BANKSEL EEADR
MOVLW EE_ADDR_WRITE ; LOAD ADDRESS
MOVWF EEADR ;
MOVLW EE_DATA_TO_WRITE ; LOAD DATA
MOVWF EEDATA ; INTO EEDATA REGISTER
BSF EECON,WREN ; ENABLE WRITES
BSF EECON,WR ; INITIATE ERASE
```

Note 1: Only a series of BSF commands will work to enable the memory write sequence documented in Example 5-2. No other sequence of commands will work, no exceptions.

2: For reads, erases and writes to the Flash data memory, there is no need to insert a NOP into the user code as is done on mid-range devices. The instruction immediately following the “BSF EECON,WR/RD” will be fetched and executed properly.

5.3 Write Verify

Depending on the application, good programming practice may dictate that data written to the Flash data memory be verified. Example 5-4 is an example of a write verify.

EXAMPLE 5-4: WRITE VERIFY OF DATA EEPROM

```assembly
MOVF EEDATA, W ; EEDATA has not changed
XORWF EEDATA, W ; from previous write
BTFSS STATUS, Z ; Is data the same
GOTO WRITE_ERR ; No, handle error
```

5.4 Code Protection

Code protection does not prevent the CPU from performing read or write operations on the Flash data memory. Refer to the code protection chapter for more information.
6.0 I/O PORT

As with any other register, the I/O register(s) can be written and read under program control. However, read instructions (e.g., MOVF PORTB,W) always read the I/O pins independent of the pin’s Input/Output modes. On Reset, all I/O ports are defined as input (inputs are at high-impedance) since the I/O control registers are all set.

6.1 GPIO

GPIO is an 8-bit I/O register. Only the low-order six bits are used (GP<5:0>). Bits 7 and 6 are unimplemented and read as ‘0’s. Please note that GP3 is an input-only pin. The Configuration Word can set several I/O’s to alternate functions. When acting as alternate functions, the pins will read as ‘0’ during a port read. Pins GP0, GP1, and GP3 can be configured with weak pull-ups and also for wake-up on change. The wake-up on change and weak pull-up functions are not pin selectable. If GP3/MCLR is configured as MCLR, weak pull-up is always on and wake-up on change for this pin is not enabled.

6.2 TRIS Registers

The Output Driver Control registers are loaded with the contents of the W register by executing the TRIS f instruction. A ‘1’ from a TRISGPIO register bit puts the corresponding output driver in a high-impedance (Input) mode. A ‘0’ puts the contents of the output data latch on the selected pins, enabling the output buffer.

The TRISGPIO register is “write-only”. Bits <5:0> are set (output drivers disabled) upon Reset.

Note: If the T0CS bit is set to ‘1’, it will override the TRISGPIO function on the T0CKI pin.

<table>
<thead>
<tr>
<th>Pin</th>
<th>WPU</th>
<th>WU</th>
</tr>
</thead>
<tbody>
<tr>
<td>GP0</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>GP1</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>GP2</td>
<td>N</td>
<td>N</td>
</tr>
<tr>
<td>GP3</td>
<td>N(1)</td>
<td>Y</td>
</tr>
<tr>
<td>GP4</td>
<td>N</td>
<td>N</td>
</tr>
<tr>
<td>GP5</td>
<td>N</td>
<td>N</td>
</tr>
</tbody>
</table>

Note 1: When MCLRE = 1, the weak pull-up on GP3/MCLR is always enabled.
2: WPU = Weak pull-up; WU = Wake-up.
**REGISTER 6-1: GPIO: GPIO REGISTER**

<table>
<thead>
<tr>
<th></th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
</tr>
</thead>
<tbody>
<tr>
<td>U-0</td>
<td>U-0</td>
<td>GP5</td>
<td>GP4</td>
<td>GP3</td>
<td>GP2</td>
<td>GP1</td>
<td>GP0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>bit 7</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>GP5</td>
<td>bit 0</td>
<td></td>
</tr>
</tbody>
</table>

**Legend:**

- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’

- **-n** = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- **x** = Bit is unknown

bit 7-6 **Unimplemented:** Read as ‘0’

bit 5-0 **GP<5:0>:** GPIO I/O Pin bits

\[1\] = GPIO pin is \(>\text{V}_{\text{IH}}\) min.

\[0\] = GPIO pin is \(<\text{V}_{\text{IL}}\) max.

**REGISTER 6-2: TRISGPIO: TRI-STATE GPIO REGISTER**

<table>
<thead>
<tr>
<th></th>
<th>W-1</th>
<th>W-1</th>
<th>W-1</th>
<th>W-1</th>
<th>W-1</th>
<th>W-1</th>
<th>W-1</th>
</tr>
</thead>
<tbody>
<tr>
<td>U-0</td>
<td>U-0</td>
<td>TRISGPIO5</td>
<td>TRISGPIO4</td>
<td>TRISGPIO3</td>
<td>TRISGPIO2</td>
<td>TRISGPIO1</td>
<td>TRISGPIO0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>bit 7</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>TRISGPIO5</td>
<td>bit 0</td>
<td></td>
</tr>
</tbody>
</table>

**Legend:**

- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’

- **-n** = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- **x** = Bit is unknown

bit 7-6 **Unimplemented:** Read as ‘0’

bit 5-0 **TRISGPIO<5:0>:** GPIO Tri-State Control bits

\[1\] = GPIO pin configured as an input (tri-stated)

\[0\] = GPIO pin configured as an output
6.3 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 6-1. All port pins, except GP3 which is input only, may be used for both input and output operations. For input operations, these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF GPIO, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit in TRISGPIO must be cleared (= 0). For use as an input, the corresponding TRISGPIO bit must be set. Any I/O pin (except GP3) can be programmed individually as input or output.

FIGURE 6-1: PIC12F529T39A EQUIVALENT CIRCUIT FOR I/O PINS – GP0/GP1

**GP0/ICSPDAT**
- General purpose I/O
- In-Circuit Serial Programming™ data
- Wake-up on input change trigger

**GP1/ICSPCLK**
- General purpose I/O
- In-circuit Serial Programming™ clock
- Wake-up on input change trigger
FIGURE 6-2: GP2/TOCK1

- General Purpose I/O
- A Clock Input for Timer0

![Diagram of GP2/TOCK1](image-url)
• General Purpose I/O
• A crystal resonator connection
FIGURE 6-4: GP5/OSC1/CLKIN

- General Purpose I/O
- A crystal resonator connection
- A clock input
FIGURE 6-5: GP3 (WITH WEAK PULL-UP AND WAKE-UP ON CHANGE)

Note 1: GP3/MCLR pin has a protection diode to Vss only.

TABLE 6-2: SUMMARY OF PORT REGISTERS

<table>
<thead>
<tr>
<th>Name</th>
<th>Bit 0</th>
<th>Bit 1</th>
<th>Bit 2</th>
<th>Bit 3</th>
<th>Bit 4</th>
<th>Bit 5</th>
<th>Bit 6</th>
<th>Bit 7</th>
<th>Register on Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPIO</td>
<td>—</td>
<td>—</td>
<td>GP5</td>
<td>GP4</td>
<td>GP3</td>
<td>GP2</td>
<td>GP1</td>
<td>GP0</td>
<td>22</td>
</tr>
<tr>
<td>TRISGPIO</td>
<td>—</td>
<td>—</td>
<td>TRISGPIO5</td>
<td>TRISGPIO4</td>
<td>TRISGPIO3</td>
<td>TRISGPIO2</td>
<td>TRISGPIO1</td>
<td>TRISGPIO0</td>
<td>22</td>
</tr>
<tr>
<td>STATUS</td>
<td>GPWUF</td>
<td>PA1</td>
<td>PA0</td>
<td>TO</td>
<td>PD</td>
<td>Z</td>
<td>DC</td>
<td>C</td>
<td>13</td>
</tr>
<tr>
<td>OPTION</td>
<td>GPWU</td>
<td>GPPU</td>
<td>T0CS</td>
<td>T0SE</td>
<td>PSA</td>
<td>PS2</td>
<td>PS1</td>
<td>PS0</td>
<td>14</td>
</tr>
</tbody>
</table>

Legend: x = unknown, u = unchanged, – = unimplemented, read as '0', Shaded cells = unimplemented, read as '0', q = depends on the condition
6.4 I/O Programming Considerations

6.4.1 Bidirectional I/O Ports

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 5 of GPIO will cause all eight bits of GPIO to be read into the CPU, bit 5 to be set and the GPIO value to be written to the output latches. If another bit of GPIO is used as a bidirectional I/O pin (say bit 0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the Input mode, no problem occurs. However, if bit 0 is switched into Output mode later on, the content of the data latch may now be unknown.

Example 6-1 shows the effect of two sequential Read-Modify-Write instructions (e.g., BCF, BSF, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired OR", "wired AND"). The resulting high output currents may damage the chip.

Example 6-1: Read-Modify-Write Instructions on an I/O Port

; Initial GPIO Settings
; GPIO<5:3> Inputs
; GPIO<2:0> Outputs
;
; GPIO latch GPIO pins
; ---------- ----------
BCF GPIO, 5 ; --01 ppp --11 pppp
BCF GPIO, 4 ; --10 ppp --11 pppp
MOVLW 007h;
TRIS GPIO ; --10 --ppp --11 pppp
;
Note 1: The user may have expected the pin values to be ' --00 pppp'. The 2nd BCF caused GPIO5 to be latched as the pin value (High).

6.4.2 Successive Operations on I/O Ports

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 6-6). Therefore, care must be exercised if a write, followed by a read operation, is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction causes that file to be read into the CPU. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

Figure 6-6: Successive I/O Operation

This example shows a write to GPIO followed by a read from GPIO.

Data setup time = (0.25 TCY – TPD)
where: TCY = instruction cycle.
TPD = propagation delay

Therefore, at higher clock frequencies, a write followed by a read may be problematic.
7.0 TIMER0 MODULE AND TMR0 REGISTER

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select:
  - Edge select for external clock

Figure 7-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing the T0CS bit (OPTION<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two cycles (Figure 7-2 and Figure 7-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit (OPTION<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The T0SE bit (OPTION<4>) determines the source edge. Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 7.1 “Using Timer0 with an External Clock”.

The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. The prescaler assignment is controlled in software by the control bit, PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable. Section 7.2 “Prescaler” details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 7-1.

The Timer0 contained in the CPU core follows the standard baseline definition.

---

**FIGURE 7-1: TIMER0 BLOCK DIAGRAM**

Note 1: Bits T0CS, T0SE, PSA, PS2, PS1 and PS0 are located in the OPTION register.
2: The prescaler is shared with the Watchdog Timer.

**FIGURE 7-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE**
FIGURE 7-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Register Address</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>Register on Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>PC</td>
<td>01h</td>
<td>TMR0</td>
<td>Timer0 – 8-bit Real-Time Clock/Counter</td>
<td>29*</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Instruction Fetch</td>
<td>N/A</td>
<td>OPTION</td>
<td>GPWU</td>
<td>GPPU</td>
<td>T0CS</td>
<td>T0SE</td>
<td>PSA</td>
<td>PS2</td>
<td>PS1</td>
<td>PS0</td>
</tr>
<tr>
<td>Instruction Executed</td>
<td>N/A</td>
<td>TRIS</td>
<td>—</td>
<td>—</td>
<td>TRISGPIO5</td>
<td>TRISGPIO4</td>
<td>TRISGPIO3</td>
<td>TRISGPIO2</td>
<td>TRISGPIO1</td>
<td>TRISGPIO0</td>
</tr>
</tbody>
</table>

Legend: x = unknown, u = unchanged, – = unimplemented, read as '0'. Shaded cells = unimplemented, read as '0'.

* Page provides register information.
7.1 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (TOSC) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

7.1.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-4). Therefore, it is necessary for T0CKI to be high for at least two TOSC (and a small RC delay of two Tt0H) and low for at least two TOSC (and a small RC delay of two Tt0H). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for T0CKI to have a period of at least four TOSC (and a small RC delay of four Tt0H) divided by the prescaler value. The only requirement on T0CKI high and low time is that they do not violate the minimum pulse width requirement of Tt0H. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

7.1.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 7-4 shows the delay from the external clock edge to the timer incrementing.

---

**FIGURE 7-4: TIMER0 TIMING WITH EXTERNAL CLOCK**

![Diagram of Timer0 timing with external clock](image)

**Note 1:** Delay from clock input change to Timer0 increment is 3 Tosc to 7 Tosc. (Duration of Q = Tosc). Therefore, the error in measuring the interval between two edges on Timer0 input = ±4 Tosc max.

**Note 2:** External clock if no prescaler selected; prescaler output otherwise.

**Note 3:** The arrows indicate the times at which sampling occurs.
7.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module or as a postscaler for the Watchdog Timer (WDT), respectively (see Section 8.6 “Watchdog Timer (WDT)”). For simplicity, this counter is being referred to as “prescaler” throughout this data sheet.

The PSA and PS<2:0> bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a Reset, the prescaler contains all ‘0’s.

7.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed “on-the-fly” during program execution). To avoid an unintended device Reset, the following instruction sequence (Example 7-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

**Note:** The prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT and vice versa.

To change the prescaler from the WDT to the Timer0 module, use the sequence shown in Example 7-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.

**EXAMPLE 7-1: CHANGING PRESCALER (TIMER0 → WDT)**

```
CLRWDT ;Clear WDT
CLRF TMR0 ;Clear TMR0 and Prescaler
MOVLW b'00xx1111'
OPTION

CLRWDT ;PS<2:0> are 000 or 001
MOVLW b'00xx1xxx'; Set Postscaler to
OPTION ;desired WDT rate
```

**EXAMPLE 7-2: CHANGING PRESCALER (WDT → TIMER0)**

```
CLRWDT ;Clear WDT and
; prescaler
MOVLW b'xxxx0xxx' ;Select TMR0, new
; prescale value and
; clock source
OPTION
```

To change the prescaler from the WDT to the Timer0 module, use the sequence shown in Example 7-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.
FIGURE 7-5: BLOCK DIAGRAM OF THE TIMER0/ WDT PRESCALER\(^{(1)}\)

Note 1: T0CS, T0SE, PSA, PS<2:0> are bits in the OPTION register.
8.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits that deal with the needs of real-time applications. The PIC12F529T39A microcontroller has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection. These features are:

- Oscillator Selection
- Reset:
  - Power-on Reset (POR)
  - Device Reset Timer (DRT)
  - Wake-up from Sleep on Pin Change
- Watchdog Timer (WDT)
- Sleep
- Code Protection
- ID Locations
- In-Circuit Serial Programming™

The PIC12F529T39A device has a Watchdog Timer, which can be shut off only through Configuration bit WDTE. It runs off of its own RC oscillator for added reliability. If using XT or LP selectable oscillator options, there is always an 18 ms (nominal) delay provided by the Device Reset Timer (DRT), intended to keep the chip in Reset until the crystal oscillator is stable. If using INTRC or EXTRC, the DRT provides a 1 ms (nominal) delay.

The Sleep mode is designed to offer a very low-current Power-Down mode. The user can wake-up from Sleep through a change-on-input-pins or through a Watchdog Timer time-out. Several oscillator options are also made available to allow the part to fit the application, including an internal 4 MHz or 8 MHz oscillator. The EXTRC oscillator option saves system cost while the LP crystal option saves power. A set of Configuration bits are used to select various options.

8.1 Configuration Bits

The PIC12F529T39A Configuration Words consist of 12 bits. Configuration bits can be programmed to select various device configurations. Two bits are for the selection of the oscillator type; one bit is the Watchdog Timer enable bit, one bit is the MCLR enable bit and six bits are for code protection (Register 8-1).
### REGISTER 8-1: CONFIG: CONFIGURATION WORD REGISTER

<table>
<thead>
<tr>
<th>U-1</th>
<th>P-1</th>
<th>R/P-1</th>
<th>R/P-1</th>
<th>R/P-1</th>
<th>R/P-1</th>
<th>R/P-1</th>
<th>R/P-1</th>
<th>R/P-1</th>
</tr>
</thead>
<tbody>
<tr>
<td>—</td>
<td>CP3</td>
<td>CP2</td>
<td>CP1</td>
<td>CP0</td>
<td>CPDF</td>
<td>IOSCFS</td>
<td>MCLRE</td>
<td>PARITY</td>
</tr>
</tbody>
</table>

**Legend:**
- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as ‘0’
- -n = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- x = Bit is unknown

- **bit 11**: Unimplemented: Read as ‘1’
- **bit 10-7**: CP<3:0>: Enhanced Code Protect bits
  - 1011 = Code protect disabled
  - 0010 = Code protect enabled
  - All others = Memory access disabled

- **bit 6**: CPDF: Code Protection bit – Flash Data Memory
  - 1 = Code protection off
  - 0 = Code protection on

- **bit 5**: IOSCFS: Internal Oscillator Frequency Select bit
  - 1 = 8 MHz INTOSC speed
  - 0 = 4 MHz INTOSC speed

- **bit 4**: MCLRE: Master Clear Enable bit
  - 1 = GP3/MCLR pin functions as MCLR
  - 0 = GP3/MCLR pin functions as GP3, MCLR internally tied to VDD

- **bit 3**: PARITY: Configuration Word Parity bit
  - 1 = Parity bit set
  - 0 = Parity bit clear

- **bit 2**: WDTE: Watchdog Timer Enable bit
  - 1 = WDT enabled
  - 0 = WDT disabled

- **bit 1-0**: FOSC<1:0>: Oscillator Selection bits
  - 00 = LP oscillator with 18 ms DRT
  - 01 = XT oscillator with 18 ms DRT
  - 10 = INTRC with 1 ms DRT
  - 11 = EXTRC with 1 ms DRT

**Note 1:** Refer to the “PIC12F529T48A/T39A Memory Programming Specification” (DS41619) to determine how to program/erase the Configuration Word.

**Note 2:** DRT length (18 ms or 1 ms) is a function of clock mode selection. It is the responsibility of the application designer to ensure the use of either 18 ms (nominal) DRT or the 1 ms (nominal) DRT will result in acceptable operation. Refer to Figure 12-1 for VDD rise time and stability requirements for this mode of operation.

**Note 3:** See Section 8.9 “Program Verification/Code Protection”.

**Note 4:** Set or clear to create odd parity with Configuration Word excluding CP<3:0>. 
8.2 Oscillator Configurations

8.2.1 OSCILLATOR TYPES
The PIC12F529T39A device can be operated in up to four different oscillator modes. The user can program using the Configuration bits (FOSC<1:0>), to select one of these modes:

- **LP**: Low-Power Crystal
- **XT**: Crystal/Resonator
- **INTRC**: Internal 4 MHz or 8 MHz Oscillator
- **EXTRC**: External Resistor/Capacitor

8.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS
In XT or LP modes, a crystal or ceramic resonator is connected to the (GP5)/OSC1/(CLKIN) and (GP4)/OSC2 pins to establish oscillation (Figure 8-1). The PIC12F529T39A oscillator designs require the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT or LP modes, the device can have an external clock source drive the (GP5)/OSC1/CLKIN pin (Figure 8-2). When the part is used in this manner, the output drive levels on the OSC2 pin are very weak. This pin should be left open and unloaded. Also when using this mode, the external clock should observe the frequency limits for the clock mode chosen (XT or LP).

**Note 1:** The user should verify that the device oscillator starts and performs as expected. Adjusting the loading capacitor values and/or the Oscillator mode may be required.

**FIGURE 8-1:** CRYSTAL OPERATION (OR CERAMIC RESONATOR) (XT OR LP OSC CONFIGURATION)

**FIGURE 8-2:** EXTERNAL CLOCK INPUT OPERATION (XT OR LP OSC CONFIGURATION)

**TABLE 8-1:** CAPACITOR SELECTION FOR CERAMIC RESONATORS

<table>
<thead>
<tr>
<th>Osc Type</th>
<th>Resonator Freq.</th>
<th>Cap. Range C1</th>
<th>Cap. Range C2</th>
</tr>
</thead>
<tbody>
<tr>
<td>XT</td>
<td>4.0 MHz</td>
<td>30 pF</td>
<td>30 pF</td>
</tr>
</tbody>
</table>

**Note:** Component values shown are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

**TABLE 8-2:** CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR – PIC12F529T39A(2)

<table>
<thead>
<tr>
<th>Osc Type</th>
<th>Resonator Freq.</th>
<th>Cap.Range C1</th>
<th>Cap.Range C2</th>
</tr>
</thead>
<tbody>
<tr>
<td>LP</td>
<td>32 kHz(1)</td>
<td>15 pF</td>
<td>15 pF</td>
</tr>
<tr>
<td>XT</td>
<td>200 kHz</td>
<td>47-68 pF</td>
<td>47-68 pF</td>
</tr>
<tr>
<td></td>
<td>1 MHz</td>
<td>15 pF</td>
<td>15 pF</td>
</tr>
<tr>
<td></td>
<td>4 MHz</td>
<td>15 pF</td>
<td>15 pF</td>
</tr>
</tbody>
</table>

**Note 1:** For VDD > 4.5V, C1 = C2 ≈ 30 pF is recommended.

2: Component values shown are for design guidance only. Rs may be required to avoid overdriving crystals with low-drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

**Note 1:** See Capacitor Selection tables for recommended values of C1 and C2.

2: A series resistor (RS) may be required for AT strip cut crystals.

3: RF approx. value = 10 MΩ.
8.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a pre-packaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Pre-packaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 8-3 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 kΩ resistor provides the negative feedback for stability. The 10 kΩ potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

**FIGURE 8-3: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT**

Figure 8-4 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330Ω resistors provide the negative feedback to bias the inverters in their linear region.

**FIGURE 8-4: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT**

8.2.4 EXTERNAL RC OSCILLATOR

For timing insensitive applications, the RC circuit option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit-to-unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used.

Figure 8-5 shows how the R/C combination is connected to the PIC12F529T39A device. For REXT values below 3.0 kΩ, the oscillator operation may become unstable, or stop completely. For very high REXT values (e.g., 1 MΩ), the oscillator becomes sensitive to noise, humidity and leakage. It is recommended keeping REXT between 5.0 kΩ and 100 kΩ.

Although the oscillator will operate with no external capacitor (CEXT = 0 pF), it is recommended using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance. See Figure 12-1 and Figure 12-2.

**FIGURE 8-5: EXTERNAL RC OSCILLATOR MODE**
8.2.5 INTERNAL 4/8 MHz RC OSCILLATOR

The internal RC oscillator provides a fixed 4/8 MHz (nominal) system clock at VDD = 3.5V and 25°C, (see Section 12.0 “Electrical Characteristics” for information on variation over voltage and temperature).

In addition, a calibration instruction is programmed into the last address of memory, which contains the calibration value for the internal RC oscillator. This location is always non-code-protected, regardless of the code-protect settings. This value is programmed as a MOV LIW X X instruction where XX is the calibration value, and is placed at the Reset vector. This will load the W register with the calibration value upon Reset and the PC will then roll over to the users program at address 0x000. The user then has the option of writing the value to the OSCCAL register (05h) or ignoring it.

OSCCAL, when written to with the calibration value, will "trim" the internal oscillator to remove process variation from the oscillator frequency.

Note: Erasing the device will also erase the pre-programmed internal calibration value for the internal oscillator. The calibration value must be read prior to erasing the part so it can be reprogrammed correctly later.

For the PIC12F529T39A device, only bits <7:1> of OSCCAL are used for calibration. See Register 4-3 for more information.

8.3 Reset

The device differentiates between various kinds of Reset:
- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during Sleep
- WDT Time-out Reset during normal operation
- WDT Time-out Reset during Sleep
- Wake-up from Sleep on pin change

Some registers are not reset in any way, and they are unknown on Power-on Reset (POR) and unchanged in any other Reset. Most other registers are reset to “Reset state” on Power-on Reset (POR), MCLR, WDT or Wake-up on pin change Reset during normal operation. They are not affected by a WDT Reset during Sleep or MCLR Reset during Sleep, since these Resets are viewed as resumption of normal operation.

### TABLE 8-3: RESET CONDITIONS FOR REGISTERS

<table>
<thead>
<tr>
<th>Register</th>
<th>Address</th>
<th>Power-on Reset</th>
<th>MCLR Reset, WDT Time-out, Wake-up On Pin Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>W</td>
<td>—</td>
<td>qqqq qqqq(1)</td>
<td>qqqq qqqq(1)</td>
</tr>
<tr>
<td>INDF</td>
<td>00h</td>
<td>xxxx xxxx</td>
<td>uuuu uuuu</td>
</tr>
<tr>
<td>TMR0</td>
<td>01h</td>
<td>xxxx xxxx</td>
<td>uuuu uuuu</td>
</tr>
<tr>
<td>PCL</td>
<td>02h</td>
<td>1111 1111</td>
<td>1111 1111</td>
</tr>
<tr>
<td>STATUS</td>
<td>03h</td>
<td>0001 lxxx</td>
<td>q00q q00q(2), (3)</td>
</tr>
<tr>
<td>FSR</td>
<td>04h</td>
<td>110x xxxx</td>
<td>11uu uuuu</td>
</tr>
<tr>
<td>OSCCAL</td>
<td>05h</td>
<td>1111 1111</td>
<td>uuuu uuuu-</td>
</tr>
<tr>
<td>PORTB</td>
<td>06h</td>
<td>--xx xxxx</td>
<td>--uu uuuu</td>
</tr>
<tr>
<td>OPTION</td>
<td>—</td>
<td>1111 1111</td>
<td>1111 1111</td>
</tr>
<tr>
<td>TRIS</td>
<td>—</td>
<td>--11 1111</td>
<td>--11 1111</td>
</tr>
<tr>
<td>BSR</td>
<td>—</td>
<td>----- -000</td>
<td>----- -000</td>
</tr>
<tr>
<td>EECON</td>
<td>21h</td>
<td>----0 x000</td>
<td>----0 q000</td>
</tr>
<tr>
<td>EEDATA</td>
<td>25h</td>
<td>xxxx xxxx</td>
<td>uuuu uuuu</td>
</tr>
<tr>
<td>EEADR</td>
<td>26h</td>
<td>--xx xxxx</td>
<td>--uu uuuu</td>
</tr>
</tbody>
</table>

Legend: u = unchanged, x = unknown, – = unimplemented bit, read as '0', q = value depends on condition.

Note 1: Bits <7:1> of W register contain oscillator calibration values due to MOV LIW X X instruction at top of memory.

2: See Table 8-4 for Reset value for specific conditions.

3: If Reset was due to wake-up on pin change, then bit 7 = 1. All other Resets will cause bit 7 = 0.
TABLE 8-4: RESET CONDITION FOR SPECIAL REGISTERS

<table>
<thead>
<tr>
<th>Status</th>
<th>Status Addr: 03h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power-on Reset</td>
<td>0-01 1xxx</td>
</tr>
<tr>
<td>MCLR Reset during normal operation</td>
<td>0-0u uuuu</td>
</tr>
<tr>
<td>MCLR Reset during Sleep</td>
<td>0-01 0uuu</td>
</tr>
<tr>
<td>WDT Reset during Sleep</td>
<td>0-00 0uuu</td>
</tr>
<tr>
<td>WDT Reset normal operation</td>
<td>0-00 uuuu</td>
</tr>
<tr>
<td>Wake-up from Sleep on pin change</td>
<td>1-01 0uuu</td>
</tr>
</tbody>
</table>

Legend:  u = unchanged,  x = unknown

8.3.1 MCLR ENABLE

This Configuration bit, when unprogrammed (left in the `'1'` state), enables the external MCLR function. When programmed, the MCLR function is tied to the internal VDD and the pin is assigned to be a I/O. See Figure 8-6.

FIGURE 8-6: MCLR SELECT

![MCLR SELECT Diagram]

8.4 Power-on Reset (POR)

The PIC12F529T39A device incorporates an on-chip Power-on Reset (POR) circuitry, which provides an internal chip Reset for most power-up situations.

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the internal POR, program the GP3/MCLR/VPP pin as MCLR and tie through a resistor to VDD, or program the pin as GP3, in which case, an internal weak pull-up resistor is implemented using a transistor (refer to Table 12-4 for the pull-up resistor ranges). This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Section 12.0 “Electrical Characteristics” for details.

When the devices start normal operation (exit the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the devices must be held in Reset until the operating parameters are met.

A simplified block diagram of the on-chip Power-on Reset circuit is shown in Figure 8-7.

The Power-on Reset circuit and the Device Reset Timer (see Section 8.5 “Device Reset Timer (DRT)”) circuit are closely related. On power-up, the Reset latch is set and the DRT is reset. The DRT timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms or 1 ms, it will reset the Reset latch and thus end the on-chip Reset signal.

A power-up example where MCLR is held low is shown in Figure 8-8. VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of Reset TdRT after MCLR goes high.

In Figure 8-9, the on-chip Power-on Reset feature is being used (MCLR and VDD are tied together or the pin is programmed to be GP3). The VDD is stable before the Start-up timer times out and there is no problem in getting a proper Reset. However, Figure 8-10 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses that MCLR is high and when MCLR and VDD actually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip may not function correctly. For such situations, we recommend that external RC circuits be used to achieve longer POR delay times (Figure 8-9).

Note: When the devices start normal operation (exit the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to Application Note AN522, “Power-Up Considerations” (DS00522).
FIGURE 8-7: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

- Power-up Detect
- POR (Power-on Reset)
- MCLR Reset
- Start-up Timer (10 µs, 1 ms or 18 ms)
- CHIP Reset

FIGURE 8-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR PULLED LOW)

- VDD
- MCLR
- Internal POR
- DRT Time-out
- Internal Reset

FIGURE 8-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME

- VDD
- MCLR
- Internal POR
- DRT Time-out
- Internal Reset
FIGURE 8-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISE TIME

Note: When VDD rises slowly, the TDRT time-out expires long before VDD has reached its final value. In this example, the chip will reset properly if, and only if, \( V_1 \geq V_{DD \min} \).
8.5 Device Reset Timer (DRT)

On the PIC12F529T39A device, the DRT runs any time the device is powered up. DRT runs from Reset and varies based on oscillator selection and Reset type (see Table 8-5).

The DRT operates on an internal RC oscillator. The processor is kept in Reset as long as the DRT is active. The DRT delay allows VDD to rise above VDD min. and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the devices in a Reset condition after MCLR has reached a logic high (VIH MCLR) level. Programming GP3/MCLR/VPP as MCLR and using an external RC network connected to the MCLR input is not required in most cases. This allows savings in cost-sensitive and/or space restricted applications, as well as allowing the use of the GP3/MCLR/VPP pin as a general purpose input.

The Device Reset Time delays will vary from chip-to-chip due to VDD, temperature and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out from Sleep. This is particularly important for applications using the WDT to wake from Sleep mode automatically.

Reset sources are POR, MCLR, WDT time-out and wake-up on pin change. See Section 8.8.2 “Wake-up from Sleep”, Notes 1, 2 and 3.

Table 8-5: DRT (Device Reset Timer Period)

<table>
<thead>
<tr>
<th>Oscillator Configuration</th>
<th>POR Reset</th>
<th>Subsequent Resets</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTOSC, EXTRC</td>
<td>1 ms (typical)</td>
<td>10 μs (typical)</td>
</tr>
<tr>
<td>LP, XT</td>
<td>18 ms (typical)</td>
<td>18 ms (typical)</td>
</tr>
</tbody>
</table>

8.6 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the external RC oscillator of the (GP5)/OSC1/CLKIN pin and the internal 4 or 8 MHz oscillator. This means that the WDT will run even if the main processor clock has been stopped, for example, by execution of a SLEEP instruction. During normal operation or Sleep, a WDT Reset or wake-up Reset, generates a device Reset.

The TO bit (STATUS<4>) will be cleared upon a Watchdog Timer Reset.

The WDT can be permanently disabled by programming the configuration WDTE as a ‘0’ (see Section 8.1 “Configuration Bits”). Refer to the PIC12F529T39A Programming Specification (DS41316) to determine how to access the Configuration Word.

8.6.1 WDT Period

The WDT has a nominal time-out period of 18 ms, (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, a time-out period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see DC specs).

Under worst-case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

8.6.2 WDT Programming Considerations

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device Reset.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum Sleep time before a WDT wake-up Reset.
FIGURE 8-11: WATCHDOG TIMER BLOCK DIAGRAM

From Timer0 Clock Source
(Figure 7-1)

Watchdog
Time

MUX

Postscaler

8-to-1 MUX

PS<2:0>

To Timer0 (Figure 7-3)

MUX

PSA

WDT Enable
Configuration
Bit

Note 1: PSA, PS<2:0> are bits in the OPTION register.

TABLE 8-6: SUMMARY OF REGISTER ASSOCIATED WITH THE WATCHDOG TIMER

<table>
<thead>
<tr>
<th>Name</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>Register on Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPTION</td>
<td>GPWU</td>
<td>GPPU</td>
<td>T0CS</td>
<td>T0SE</td>
<td>PSA</td>
<td>PS2</td>
<td>PS1</td>
<td>PS0</td>
<td>14</td>
</tr>
</tbody>
</table>

Legend: Shaded boxes = Not used by Watchdog Timer.
8.7 Time-out Sequence, Power-down and Wake-up from Sleep Status Bits (TO, PD, GPWUF)

The TO, PD and (GPWUF) bits in the STATUS register can be tested to determine if a Reset condition has been caused by a power-up condition, a MCLR or Watchdog Timer (WDT) Reset.

### TABLE 8-7: TO/PD/(GPWUF) STATUS AFTER RESET

<table>
<thead>
<tr>
<th>GPWUF</th>
<th>TO</th>
<th>PD</th>
<th>Reset Caused By</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>WDT wake-up from Sleep</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>u</td>
<td>WDT time-out (not from Sleep)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>MCLR wake-up from Sleep</td>
</tr>
<tr>
<td>0</td>
<td>u</td>
<td>u</td>
<td>MCLR not during Sleep</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Wake-up from Sleep on pin change</td>
</tr>
</tbody>
</table>

Legend:  
\(u\) = unchanged

Note 1: The TO, PD and GPWUF bits maintain their status (\(u\)) until a Reset occurs. A low-pulse on the MCLR input does not change the TO, PD and GPWUF Status bits.

8.8 Power-down Mode (Sleep)

A device may be powered down (Sleep) and later powered up (wake-up from Sleep).

8.8.1 SLEEP

The Power-Down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the TO bit (STATUS<4>) is set, the PD bit (STATUS<3>) is cleared and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, driving low or high-impedance).

Note: A Reset generated by a WDT time-out does not drive the MCLR pin low.

For lowest current consumption while powered down, the T0CKI input should be at VDD or VSS and the GP3/MCLR/VPP pin must be at a logic high level if MCLR is enabled.

8.8.2 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

5. An external Reset input on GP3/MCLR/VPP pin, when configured as MCLR.
6. A Watchdog Timer Time-out Reset (if WDT was enabled).
7. A change on input pin GP0, GP1 and GP3 when wake-up on change is enabled.

These events cause a device Reset. The TO, PD and GPWUF bits can be used to determine the cause of device Reset. The TO bit is cleared if a WDT time-out occurred (and caused wake-up). The PD bit, which is set on power-up, is cleared when SLEEP is invoked. The GPWUF bit indicates a change in state while in Sleep at pins GP0, GP1 and GP3 (since the last file or bit operation on GPIO port).

Note: Caution: Right before entering Sleep, read the input pins. When in Sleep, wake-up occurs when the values at the pins change from the state they were in at the last reading. If a wake-up on change occurs and the pins are not read before re-entering Sleep, a wake-up will occur immediately even if no pins change while in Sleep mode.

The WDT is cleared when the device wakes from Sleep, regardless of the wake-up source.
8.9  Program Verification/Code Protection

Code protection is enabled or disabled by writing the correct value to the CP<3:0> bits of the Configuration register. These bits must be written every time the device is erased.

If the code protection bits have not been enabled, the on-chip program and data memory can be read out for verification purposes.

The last location (the oscillator calibration value) can be read, regardless of the setting of the program memory's code protection bit. If the code-protect bit specific to the Flash data memory is programmed, then none of the contents of this memory region can be verified externally.

Refer to PIC12F529T48A/T39A Memory Programming Specification (DS41619) for more information on programming the Configuration Word.

Note: The device code protection must be disabled before attempting to program Flash memory.

8.10  ID Locations

Four memory locations are designated as ID locations where users can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during program/verify.

Use only the lower four bits of the ID locations. The upper bits should be programmed as '0's.

8.11  In-Circuit Serial Programming™

The PIC12F529T39A device can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows users to manufacture boards with unprogrammed PIC12F519 device and then program the PIC12F519 device just before shipping the product. This also allows the most recent firmware, or a custom firmware, to be programmed.

The PIC12F529T39A device is placed into a Program/Verify mode by holding the GP1 and GP0 pins low while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). The GP1 pin becomes the programming clock, and the GP0 pin becomes the programming data. Both GP1 and GP0 pins are Schmitt Trigger inputs in this mode.

After Reset, a 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending if the command was a Load or a Read. For complete details of serial programming, please refer to the “PIC12F529T48A/T39A Memory Programming Specification,” (DS41619).

A typical In-Circuit Serial Programming connection is shown in Figure 8-12.

FIGURE 8-12:  TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION
9.0 RF TRANSMITTER

The RF transmitter is an ultra low-power, integrated multi-band Sub-GHz transmitter. It is capable of operating in the 310, 433, 868, and 915 MHz license-free frequency bands using Frequency Shift Keying (FSK) or On-Off Keying (OOK) modulation of an input data stream.

9.1 Circuit Description

The RF transmitter block diagram is shown in Figure 9-1 and the I/O pin definitions are shown in Table 9-1.
The RF transmitter contains a sigma-delta fractional-N Phase-Locked Loop (PLL) frequency synthesizer. Frequency Shift Keying (FSK) modulation is made inside the PLL bandwidth. On-Off Keying (OOK) modulation is made by turning on and off the Power Amplifier (PA).

The reference frequency is generated by an internal crystal oscillator. An external quartz crystal resonator is connected to the XTAL pin and Ground (VSSRF). The choice of crystal frequency depends on the frequency band of choice.

The RF transmitter can deliver 0 dBm or +10 dBm into a 50Ω load via the RF OUT pin. An external matching network is required for each power setting and frequency band for the best efficiency to the antenna.

9.2 Configuring the RF Transmitter

The CTRL and DATA pins are used to configure the RF transmitter for transmit frequency, output power, modulation, FSK frequency deviation, and slep time. Once configured, the DATA pin is used to encode transmit data.

9.2.1 POWER-ON RESET (POR)

At power-on, the CTRL pin is sampled as shown in Figure 9-2 and depending on the CTRL pin logic level, the RF transmitter will enter one of two Power-on Reset (POR) values as shown in Table 9-3 and Table 9-4. To continue using the RF transmitter with these POR values, maintain the CTRL pin stable and at the powered-on logic level. With the DATA pin at logic '0', the RF transmitter will enter Sleep mode.

9.2.2 RF TRANSMITTER REGISTERS

RF transmitter has three registers: Application, Frequency, and Status. These are used to write and read configuration parameters related to transmit frequency, output power, modulation, FSK frequency deviation, and Sleep time. A summary of register values are shown in Table 9-2. A detailed explanation of Application register is shown in Table 9-3, Frequency register values in Table 9-4, and STATUS register in Table 9-5.

To access the registers, the DATA line is sampled at each low-to-high transition on the CTRL pin. A total of 24 transitions are required on the CTRL pin to successfully write or read a value in the registers. Register write and read operations are shown in Figure 9-3.

Writing and reading the RF transmitter registers should be done when the device is in Sleep mode. See Section 9.2.4 “Sleep Mode”.

TABLE 9-1: RF TRANSMITTER PIN DESCRIPTION

<table>
<thead>
<tr>
<th>Name</th>
<th>Function</th>
<th>Input Type</th>
<th>Output Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDDRF</td>
<td>VDDRF</td>
<td>Power</td>
<td>—</td>
<td>RF Power Supply</td>
</tr>
<tr>
<td>CTRL</td>
<td>CTRL</td>
<td>CMOS</td>
<td>—</td>
<td>Configuration Selection and Configuration Clock</td>
</tr>
<tr>
<td>RFOUT</td>
<td>RFOUT</td>
<td>—</td>
<td>RF</td>
<td>Transmitter RF output</td>
</tr>
<tr>
<td>VSSRF</td>
<td>VSSRF</td>
<td>Power</td>
<td>—</td>
<td>RF Power Supply</td>
</tr>
<tr>
<td>DATA</td>
<td>DATA</td>
<td>CMOS</td>
<td>CMOS</td>
<td>Configuration Data and Transmit Data</td>
</tr>
<tr>
<td>XTAL</td>
<td>XTAL</td>
<td>XTAL</td>
<td>—</td>
<td>Crystal Oscillator</td>
</tr>
</tbody>
</table>

Note: The RF transmitter pins are independent from the microcontroller pins.

Note: It is recommended that a weak pull-up or pull-down resistor be placed on the CTRL pin to ensure the desired preset mode is selected at power-on.

FIGURE 9-2: MODE SELECTION TIMING DIAGRAM

If the POR settings are satisfactory for the application, a microcontroller output pin can be freed by placing a weak pull-up or pull-down resistor on the CTRL pin. Only the DATA pin needs to be connected to an I/O pin.

FIGURE 9-3: REGISTER WRITE/READ TIMING DIAGRAM

If the POR settings are satisfactory for the application, a microcontroller output pin can be freed by placing a weak pull-up or pull-down resistor on the CTRL pin. Only the DATA pin needs to be connected to an I/O pin.
In the event that spurious activity (for example MCU interrupt or Reset) or less than 24 clock cycles on the CTRL pin, a special sequence over the CTRL and DATA pins can be used to recover serial communications with the RF transmitter. The recover sequence is shown in Figure 9-4.

**FIGURE 9-3: REGISTER WRITE AND READ OPERATIONS**

![Diagram of register write and read operations](image)

**Note 1:** Refer to Section 12.1 “RF Transmitter Electrical Specifications”.

**Note 2:** Exactly 24 clock cycles are required for proper configuration.

**FIGURE 9-4: RECOVERY SEQUENCE TIMING**

![Diagram of recovery sequence timing](image)
### TABLE 9-2: RF TRANSMITTER REGISTER SUMMARY

<table>
<thead>
<tr>
<th>Bit</th>
<th>Instruction</th>
<th>Value</th>
<th>Setting</th>
<th>Power-on Reset</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 0 0 0 0 0 0 0</td>
<td>0</td>
<td>DA&lt;15:0&gt;</td>
<td>Write</td>
<td>Application Register (see Table 9-3)</td>
<td></td>
</tr>
<tr>
<td>0 0 1 1 0 0 1 1</td>
<td>1</td>
<td>DA&lt;15:0&gt;</td>
<td>Read</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 0 1 1</td>
<td></td>
<td>DF&lt;18:0&gt;</td>
<td>Write</td>
<td>Frequency Register (see Table 9-4)</td>
<td></td>
</tr>
<tr>
<td>0 1 0 0 0 1 0 0</td>
<td></td>
<td>DF&lt;15:0&gt;</td>
<td>Read</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 0 1 0 1 0 1 0 1</td>
<td></td>
<td>DV&lt;7:0&gt;</td>
<td>Read</td>
<td>STATUS Register (see Table 9-5)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>DS&lt;4:0&gt;</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>DF&lt;18:16&gt;</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### TABLE 9-3: APPLICATION REGISTER

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Value</th>
<th>Setting</th>
<th>Power-on Reset</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CTRL = 0</td>
<td>CTRL = 1</td>
</tr>
<tr>
<td>DA15</td>
<td>Mode</td>
<td>0</td>
<td>Automatic</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>Manual</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DA14</td>
<td>Modulation</td>
<td>0</td>
<td>FSK</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>OOK</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DA13</td>
<td>Band</td>
<td>0</td>
<td>310-450 MHz</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>860-870 MHz 902-928 MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DA&lt;12:5&gt;</td>
<td>Frequency Deviation (fDEV)</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>0x06(1)</td>
</tr>
<tr>
<td>DA4</td>
<td>Output Power</td>
<td>0</td>
<td>0 dBm</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>10 dBm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DA3</td>
<td>Transmitter Off Time (tOFFT)</td>
<td>0</td>
<td>2 ms</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>20 ms</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DA&lt;2:0&gt;</td>
<td>Reserved</td>
<td>100(2)</td>
<td>—</td>
<td>100</td>
<td>100</td>
</tr>
</tbody>
</table>

Note 1: Actual frequency deviation value dependant on crystal frequency.
Note 2: When writing to the Application register, DA<2:0> must be 0b100.

### TABLE 9-4: FREQUENCY REGISTER

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Value</th>
<th>Setting</th>
<th>Power-on Reset</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CTRL = 0</td>
<td>CTRL = 1</td>
</tr>
<tr>
<td>DF&lt;18:0&gt;</td>
<td>Transmit Frequency (fTX)</td>
<td>—</td>
<td>—</td>
<td>0x42C1C(1)</td>
<td>0x42CAD(1)</td>
</tr>
</tbody>
</table>

Note 1: Actual frequency value dependant on crystal frequency.
9.2.3 DATA TRANSMISSION

TABLE 9-5: STATUS REGISTER

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Value</th>
<th>Setting</th>
<th>Power-on Reset</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CTRL = 0</td>
<td>CTRL = 1</td>
</tr>
<tr>
<td>DV&lt;7:0&gt;</td>
<td>Chip Version</td>
<td>0x11</td>
<td>—</td>
<td>0x11</td>
<td>0x11</td>
</tr>
<tr>
<td>DS&lt;4:2&gt;</td>
<td>Reserved</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>DS1</td>
<td>TX Ready</td>
<td>0</td>
<td>Sleep</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>DS0</td>
<td>Reserved</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>DF&lt;18:16&gt;</td>
<td>Transmit Frequency (fTX)</td>
<td>—</td>
<td>—</td>
<td>0b100</td>
<td>0b100</td>
</tr>
</tbody>
</table>

RF data is transmitted when the DATA pin is at a logic ‘1’ for greater than \( t_{\text{WAKE}} \) as shown in Figure 9-5. The CTRL pin must remain stable (either logic ‘0’ or ‘1’). If the modulation mode is OOK, the transmitted signal is turned on and off by the DATA pin. If the modulation mode is FSK, the transmitted signal is frequency shifted by the DATA pin. The encoding of the transmitted signal is determined by the length of time the DATA pin is held logic ‘0’ or ‘1’. 
9.2.4 SLEEP MODE

The RF transmitter will automatically enter Sleep mode when the DATA pin is a logic ‘0’ for greater than \( t_{\text{OFFT}} \), as shown in Figure 9-5. \( t_{\text{OFFT}} \) can be configured for 2 or 20 ms in the Application register (see Table 9-3).

**FIGURE 9-5: DATA PIN TRANSMIT TIMING DIAGRAM**

Note 1: The CTRL pin must remain stable (logic ‘0’ or ‘1’).
9.2.5 MANUAL TRANSMIT MODE

The RF transmitter can continuously transmit by setting the mode bit (DA15) to a logic '1' in the Applications register (see Table 9-3). It will continuously transmit RF data presented on the DATA pin without automatically entering Sleep mode. To cease transmission the mode bit must be cleared (DA15 = 0). Figure 9-6 shows the Manual Transmit mode timing.

FIGURE 9-6: MANUAL TRANSMIT MODE TIMING

9.3 Modulation Selection

9.3.1 ON-OFF KEYING (OOK)

OOK modulation can be configured by setting the modulation DA14 bit in the Application register (Table 9-3). Data is transmitted as stated in Section 9.2.3 “Data Transmission”.

9.3.2 FREQUENCY SHIFT KEYING (FSK)

FSK modulation can be configured by clearing the modulation DA14 bit in the Application register. Frequency Deviation ($f_{\text{DEV}}$) is configured by setting the DA<12:5> bits in the Application register. Data is transmitted as stated in Section 9.2.3 “Data Transmission”.

9.3.3 DIGITAL TRANSMISSION SYSTEM (DTS)

In the United States and Canada, digital modulation techniques are permitted (FCC Part 15.247 and RSS-210, respectively). The RF transmitter can be configured for DTS mode by selecting FSK and $f_{\text{DEV}} = 200$ kHz. Data encoding techniques, such as data whitening, may be needed to ensure that the minimum 6 dB bandwidth is at least 500 kHz.
9.4 Frequency Selection and Configuration

The RF transmitter is capable of generating many of the popular RF frequencies that are permitted within the radio regulations of the country the finished product will be sold. The RF frequency configuration is performed by determining which frequency band, selecting the crystal frequency, and setting the frequency value in the Frequency register DF<18:0>. If FSK modulation is used, the frequency deviation is set in the Application register DA<12:5>. See Section 9.2.2 “RF Transmitter Registers” for information on Configuration register settings.

9.4.1 Band Selection

The Band bit, DA13, in the Application register configures the RF transmitter for a range of frequencies for a given crystal frequency as shown in Table 9-6.

<table>
<thead>
<tr>
<th>Band Setting DA&lt;13&gt;</th>
<th>Frequency Band (fRF)</th>
<th>Crystal Frequency (fXTAL)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>310 - 450 MHz</td>
<td>22 MHz</td>
</tr>
<tr>
<td></td>
<td>312 - 450 MHz</td>
<td>24 MHz</td>
</tr>
<tr>
<td></td>
<td>338 - 450 MHz</td>
<td>26 MHz</td>
</tr>
<tr>
<td>1</td>
<td>863 - 870 MHz</td>
<td>22 MHz</td>
</tr>
<tr>
<td></td>
<td>902 - 924 MHz</td>
<td>24 MHz</td>
</tr>
<tr>
<td></td>
<td>863 - 870 MHz</td>
<td>26 MHz</td>
</tr>
<tr>
<td></td>
<td>902 - 928 MHz</td>
<td>26 MHz</td>
</tr>
</tbody>
</table>

9.4.2 Crystal Selection

Once the frequency band has been selected, the choice of crystal frequency is flexible provided the crystal meets the specifications summarized in Table 9-7, the boundaries of the Frequency register DF<18:0> are followed as shown in Figure 9-7, and RF transmit frequency error is acceptable (see Section 9.4.3 “Frequency Calculation”).

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>FXTAL</td>
<td>Crystal Frequency</td>
<td>22</td>
<td>—</td>
<td>26</td>
<td>MHz</td>
</tr>
<tr>
<td>CL</td>
<td>Load Capacitance</td>
<td>—</td>
<td>15</td>
<td>—</td>
<td>pF</td>
</tr>
<tr>
<td>ESR</td>
<td>Equivalent Series Resistance</td>
<td>—</td>
<td>—</td>
<td>100</td>
<td>Ohms</td>
</tr>
</tbody>
</table>

The crystal frequency tolerance and frequency stability over the operating temperature range depends on the system frequency budget. Typically, the receiver crystal frequency tolerance, stability, and receiver bandwidth will have the greatest influence. For OOK modulation, the transmitted RF signal (fRF) should remain inside the receiver bandwidth, otherwise signal degradation will occur. For FSK modulation, fRF should remain inside the receiver bandwidth and within 0.5 * fDEV.

As a general practice, do not choose a RF transmit signal (fRF) with an integer or near integer multiple of fXTAL. This will result in higher noise and spurious emissions.

9.4.3 Frequency Calculation

Once the frequency band and crystal frequency are selected, the RF transmit signal (fRF) is calculated by setting the Frequency register DF(18:0) bits according to the formula shown in Figure 9-7. If the calculated value for DF(18:0) is not an integer, there will be an associated transmit frequency error. Ensure that this error is within the acceptable system frequency budget. Similarly, the frequency deviation is calculated as shown in Figure 9-7.
FIGURE 9-7: FREQUENCY CALCULATION

<table>
<thead>
<tr>
<th>Band 0</th>
<th>Band 1</th>
</tr>
</thead>
</table>
| \[
\text{DF}(18:0) = \frac{f_{RF} \times 16384}{f_{XTAL}}
\] | \[
\text{DF}(18:0) = \frac{f_{RF} \times 8192}{f_{XTAL}}
\] |
| \(212992 < \text{DF}(18:0) < 344064\) | \(212992 < \text{DF}(18:0) < 344064\) |

**Note:** Check \(f_{RF}\) frequency error by calculating \(f_{RF}\) with integer value of \(\text{DF}(18:0)\).

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
</table>
| \[
\text{DA}(12:5) = \frac{f_{DEV} \times 16384}{f_{XTAL}}
\] | \[
\text{DA}(12:5) = \frac{f_{DEV} \times 8192}{f_{XTAL}}
\] |
| \(10 \text{ kHz} \leq f_{DEV} \leq 200 \text{ kHz}\) | \(10 \text{ kHz} \leq f_{DEV} \leq 200 \text{ kHz}\) |

**Note:** Check \(f_{DEV}\) frequency error by calculating \(f_{DEV}\) with integer value of \(\text{DA}(12:5)\).

\(f_{RF}\) and \(f_{XTAL}\) values in the range shown in Table 9-6
9.5 Applications

9.5.1 SOFTWARE INITIALIZATION

EXAMPLE 9-1: SAMPLE INITIALIZATION CODE

```c
#define APP_REG_PREFIX 0
#define FREQ_REG_PREFIX 0x18

void sendTxCommand(unsigned char cmd)
{
    // The 'T39A samples data on the rising edge of clock. Clock is idle low.
    unsigned char i;
    for (i=0; i<8; i++)
    {
        if (cmd & 0x80)
            DATA_OUT = 1;
        else
            DATA_OUT = 0;
        CTRL_OUT = 1;
        NOP();
        NOP();
        CTRL_OUT = 0;
        cmd = cmd << 1;
    }
}

void TX_Init(void)
{
    unsigned char app_high = (T39A_APP_CONFIG & 0x00FF00) >> 8;
    unsigned char app_low  = (T39A_APP_CONFIG & 0x0000FF);
    unsigned char f_upper  = (T39A_FREQ_CONFIG & 0x70000) >> 16;
    unsigned char f_high   = (T39A_FREQ_CONFIG & 0x0FF00) >> 8;
    unsigned char f_low    = (T39A_FREQ_CONFIG & 0x000FF);
    sendTxCommand(APP_REG_PREFIX);
    sendTxCommand(app_high);
    sendTxCommand(app_low);
    sendTxCommand(FREQ_REG_PREFIX | f_upper);
    sendTxCommand(f_high);
    sendTxCommand(f_low);
    return;
}
```

9.5.2 APPLICATION CIRCUIT

Figure 9-8 describes a sample four-button remote transmitter application schematic. Table 9-8 contains its bill of materials. This schematic and bill of materials is a design suggestion only. Actual component values will be dependent on implementation parameters.
### TABLE 9-8: BILL OF MATERIALS

<table>
<thead>
<tr>
<th>Designator</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Common</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U1</td>
<td>PIC12F529T39A</td>
<td>Microcontroller with integrated UHF transmitter</td>
</tr>
<tr>
<td>C6, C7</td>
<td>0.1 µF</td>
<td>Decoupling</td>
</tr>
<tr>
<td>R6</td>
<td>470 Ω</td>
<td>Current limiting</td>
</tr>
<tr>
<td>DS1</td>
<td>RED</td>
<td>LED</td>
</tr>
<tr>
<td>R3</td>
<td>10 kΩ</td>
<td>Weak pull-down for RF configuration</td>
</tr>
<tr>
<td>R4</td>
<td>100 Ω</td>
<td>Voltage divider</td>
</tr>
<tr>
<td>R1, R5</td>
<td>47 kΩ</td>
<td></td>
</tr>
<tr>
<td>C4</td>
<td>1000 pF</td>
<td></td>
</tr>
<tr>
<td>L5</td>
<td>120 nH</td>
<td></td>
</tr>
<tr>
<td>C5</td>
<td>100 pF</td>
<td></td>
</tr>
<tr>
<td>C3, L1, L3</td>
<td>0 Ω</td>
<td></td>
</tr>
<tr>
<td>L4</td>
<td>39 nH</td>
<td></td>
</tr>
<tr>
<td>C2</td>
<td>6.8 pF</td>
<td></td>
</tr>
<tr>
<td>L2</td>
<td>2.2 nH</td>
<td></td>
</tr>
<tr>
<td>X1</td>
<td>24 MHz</td>
<td></td>
</tr>
<tr>
<td>L5</td>
<td>12 nH</td>
<td>Matching to 50 Ω</td>
</tr>
<tr>
<td>C5</td>
<td>1 pF</td>
<td></td>
</tr>
<tr>
<td>C3, L4</td>
<td>DNP</td>
<td></td>
</tr>
<tr>
<td>L3</td>
<td>27 nH</td>
<td></td>
</tr>
<tr>
<td>C2</td>
<td>2.7 pF</td>
<td></td>
</tr>
<tr>
<td>L1, L2</td>
<td>0 Ω</td>
<td></td>
</tr>
<tr>
<td>X1</td>
<td>26 MHz</td>
<td></td>
</tr>
<tr>
<td>L5</td>
<td>8.2 nH</td>
<td>Matching to 50 Ω</td>
</tr>
<tr>
<td>L1, L4, C2</td>
<td>0 Ω</td>
<td></td>
</tr>
<tr>
<td>C5</td>
<td>4.7 pF</td>
<td></td>
</tr>
<tr>
<td>C3</td>
<td>1.2 pF</td>
<td></td>
</tr>
<tr>
<td>L3</td>
<td>2.4 nH</td>
<td></td>
</tr>
<tr>
<td>L2</td>
<td>10 nH</td>
<td></td>
</tr>
<tr>
<td>X1</td>
<td>26 MHz</td>
<td></td>
</tr>
<tr>
<td>L5</td>
<td>120 nH</td>
<td></td>
</tr>
<tr>
<td>C5</td>
<td>100 pF</td>
<td></td>
</tr>
<tr>
<td>L1, L4, C2</td>
<td>0 Ω</td>
<td></td>
</tr>
<tr>
<td>C3</td>
<td>4.7 pF</td>
<td></td>
</tr>
<tr>
<td>C3</td>
<td>1.2 pF</td>
<td></td>
</tr>
<tr>
<td>L3</td>
<td>2.4 nH</td>
<td></td>
</tr>
<tr>
<td>L2</td>
<td>10 nH</td>
<td></td>
</tr>
<tr>
<td>X1</td>
<td>26 MHz</td>
<td></td>
</tr>
</tbody>
</table>
10.0 INSTRUCTION SET SUMMARY

The PIC12F529T39A instruction set is highly orthogonal and is comprised of three basic categories.

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC12F529T39A instruction is a 12-bit word divided into an opcode, which specifies the instruction type, and one or more operands which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 10-1, while the various opcode fields are summarized in Table 10-1.

For byte-oriented instructions, ‘f’ represents a file register designator and ‘d’ represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If ‘d’ is ‘0’, the result is placed in the W register. If ‘d’ is ‘1’, the result is placed in the file register specified in the instruction.

For bit-oriented instructions, ‘b’ represents a bit field designator which selects the number of the bit affected by the operation, while ‘f’ represents the number of the file in which the bit is located.

For literal and control operations, ‘k’ represents an 8 or 9-bit constant or literal value.

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>f</td>
<td>Register file address (0x00 to 0xFF)</td>
</tr>
<tr>
<td>W</td>
<td>Working register (accumulator)</td>
</tr>
<tr>
<td>b</td>
<td>Bit address within an 8-bit file register</td>
</tr>
<tr>
<td>k</td>
<td>Literal field, constant data or label</td>
</tr>
<tr>
<td>x</td>
<td>Don’t care location (= 0 or 1)</td>
</tr>
<tr>
<td></td>
<td>The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.</td>
</tr>
<tr>
<td>d</td>
<td>Destination select;</td>
</tr>
<tr>
<td></td>
<td>d = 0 (store result in W)</td>
</tr>
<tr>
<td></td>
<td>d = 1 (store result in file register ‘f’)</td>
</tr>
<tr>
<td></td>
<td>Default is d = 1</td>
</tr>
<tr>
<td>label</td>
<td>Label name</td>
</tr>
<tr>
<td>TOS</td>
<td>Top-of-Stack</td>
</tr>
<tr>
<td>PC</td>
<td>Program Counter</td>
</tr>
<tr>
<td>WDT</td>
<td>Watchdog Timer counter</td>
</tr>
<tr>
<td>TO</td>
<td>Time-out bit</td>
</tr>
<tr>
<td>PD</td>
<td>Power-down bit</td>
</tr>
<tr>
<td>dest</td>
<td>Destination, either the W register or the specified register file location</td>
</tr>
<tr>
<td>[ ]</td>
<td>Options</td>
</tr>
<tr>
<td>( )</td>
<td>Contents</td>
</tr>
<tr>
<td>→</td>
<td>Assigned to</td>
</tr>
<tr>
<td>&lt; &gt;</td>
<td>Register bit field</td>
</tr>
<tr>
<td>∈</td>
<td>In the set of</td>
</tr>
<tr>
<td>italic</td>
<td>User defined term (font is courier)</td>
</tr>
</tbody>
</table>

TABLE 10-1: OPCODE FIELD DESCRIPTIONS

All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μs. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μs.

Figure 10-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where ‘h’ signifies a hexadecimal digit.
<table>
<thead>
<tr>
<th>Mnemonic, Operands</th>
<th>Description</th>
<th>Cycles</th>
<th>12-Bit Opcode</th>
<th>Status Affected</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDWF f, d</td>
<td>Add W and f</td>
<td>1</td>
<td>0001 11df 1eff</td>
<td>C, DC, Z</td>
<td>1, 2, 4</td>
</tr>
<tr>
<td>ANDWF f, d</td>
<td>AND W with f</td>
<td>1</td>
<td>0001 01df 1eff</td>
<td>Z</td>
<td>2, 4</td>
</tr>
<tr>
<td>CLRF f</td>
<td>Clear f</td>
<td>1</td>
<td>0000 011f 0eff</td>
<td>Z</td>
<td>4</td>
</tr>
<tr>
<td>CLRWF</td>
<td>Clear W</td>
<td>1</td>
<td>0000 0100 0000</td>
<td>Z</td>
<td></td>
</tr>
<tr>
<td>COMF f, d</td>
<td>Complement f</td>
<td>1</td>
<td>0010 01df 1eff</td>
<td>Z</td>
<td></td>
</tr>
<tr>
<td>DECF f, d</td>
<td>Decrement f</td>
<td>1</td>
<td>0000 11df 1eff</td>
<td>Z</td>
<td></td>
</tr>
<tr>
<td>DECFSZ f, d</td>
<td>Decrement f, Skip if 0</td>
<td>1</td>
<td>0010 11df 1eff</td>
<td>None</td>
<td>2, 4</td>
</tr>
<tr>
<td>INC f, d</td>
<td>Increment f</td>
<td>1</td>
<td>0010 10df 1eff</td>
<td>Z</td>
<td></td>
</tr>
<tr>
<td>INCFSZ f, d</td>
<td>Increment f, Skip if 0</td>
<td>1</td>
<td>0011 11df 1eff</td>
<td>None</td>
<td>2, 4</td>
</tr>
<tr>
<td>IORWF f, d</td>
<td>Inclusive OR W with f</td>
<td>1</td>
<td>0001 00df 1eff</td>
<td>Z</td>
<td></td>
</tr>
<tr>
<td>MOVF f, d</td>
<td>Move f</td>
<td>1</td>
<td>0010 00df 1eff</td>
<td>Z</td>
<td></td>
</tr>
<tr>
<td>MOVWF f</td>
<td>Move W to f</td>
<td>1</td>
<td>0000 001f 1eff</td>
<td>None</td>
<td>1, 4</td>
</tr>
<tr>
<td>NOP –</td>
<td>No Operation</td>
<td></td>
<td>0000 0000 0000</td>
<td>None</td>
<td></td>
</tr>
<tr>
<td>RLF f, d</td>
<td>Rotate left f through Carry</td>
<td>1</td>
<td>0011 01df 1eff</td>
<td>C</td>
<td>2, 4</td>
</tr>
<tr>
<td>RRF f, d</td>
<td>Rotate right f through Carry</td>
<td>1</td>
<td>0011 00df 1eff</td>
<td>C</td>
<td>2, 4</td>
</tr>
<tr>
<td>SUBWF f, d</td>
<td>Subtract W from f</td>
<td>1</td>
<td>0000 10df 1eff</td>
<td>C, DC, Z</td>
<td>1, 2, 4</td>
</tr>
<tr>
<td>SWAPF f, d</td>
<td>Swap f</td>
<td>1</td>
<td>0011 10df 1eff</td>
<td>None</td>
<td>2, 4</td>
</tr>
<tr>
<td>XORWF f, d</td>
<td>Exclusive OR W with f</td>
<td>1</td>
<td>0001 10df 1eff</td>
<td>Z</td>
<td></td>
</tr>
<tr>
<td>BCF f, b</td>
<td>Bit Clear f</td>
<td>1</td>
<td>0100 bbbf 1eff</td>
<td>None</td>
<td>2, 4</td>
</tr>
<tr>
<td>BSF f, b</td>
<td>Bit Set f</td>
<td>1</td>
<td>0101 bbbf 1eff</td>
<td>None</td>
<td>2, 4</td>
</tr>
<tr>
<td>BTFSC f, b</td>
<td>Bit Test f, Skip if Clear</td>
<td>1</td>
<td>0110 bbbf 1eff</td>
<td>None</td>
<td></td>
</tr>
<tr>
<td>BTFSS f, b</td>
<td>Bit Test f, Skip if Set</td>
<td>1</td>
<td>0111 bbbf 1eff</td>
<td>None</td>
<td></td>
</tr>
<tr>
<td>ANDLW k</td>
<td>AND literal with W</td>
<td>1</td>
<td>1110 kkkk kkkk</td>
<td>Z</td>
<td></td>
</tr>
<tr>
<td>CALL k</td>
<td>Call Subroutine</td>
<td>2</td>
<td>1001 kkkk kkkk</td>
<td>None</td>
<td>1</td>
</tr>
<tr>
<td>CLRWDT –</td>
<td>Clear Watchdog Timer</td>
<td>1</td>
<td>0000 0000 0100</td>
<td>TO, PD</td>
<td></td>
</tr>
<tr>
<td>GOTO k</td>
<td>Unconditional branch</td>
<td>2</td>
<td>101k kkkk kkkk</td>
<td>None</td>
<td></td>
</tr>
<tr>
<td>IORLW k</td>
<td>Inclusive OR literal with W</td>
<td>1</td>
<td>1101 kkkk kkkk</td>
<td>Z</td>
<td></td>
</tr>
<tr>
<td>MOVLLW k</td>
<td>Move literal to W</td>
<td>1</td>
<td>1100 kkkk kkkk</td>
<td>None</td>
<td></td>
</tr>
<tr>
<td>MOVB k</td>
<td>Move literal to BSR</td>
<td>1</td>
<td>0000 0001 0kkk</td>
<td>None</td>
<td></td>
</tr>
<tr>
<td>OPTION –</td>
<td>Load OPTION register</td>
<td>1</td>
<td>0000 0000 0010</td>
<td>None</td>
<td></td>
</tr>
<tr>
<td>RETLW k</td>
<td>Return, place literal in W</td>
<td>2</td>
<td>100k kkkk kkkk</td>
<td>None</td>
<td></td>
</tr>
<tr>
<td>SLEEP –</td>
<td>Go into Standby mode</td>
<td>1</td>
<td>0000 0000 0011</td>
<td>TO, PD</td>
<td>3</td>
</tr>
<tr>
<td>TRIS f</td>
<td>Load TRISGPIO register</td>
<td>1</td>
<td>0000 0000 0fff</td>
<td>None</td>
<td></td>
</tr>
<tr>
<td>XORLW k</td>
<td>Exclusive OR literal to W</td>
<td>1</td>
<td>1111 kkkk kkkk</td>
<td>Z</td>
<td></td>
</tr>
</tbody>
</table>

Note 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except for GOTO. See Section 4.6 "Program Counter".

2: When an I/O register is modified as a function of itself (e.g. MOVF GPIO, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

3: The instruction TRIS f, where f = 6, causes the contents of the W register to be written to the tri-state latches of GPIO. A '1' forces the pin to a high-impedance state and disables the output buffers.

4: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).
### ADDWF

**Add W and f**

<table>
<thead>
<tr>
<th>Syntax:</th>
<th><code>[ label ] ADDWF</code></th>
<th><code>f,d</code></th>
</tr>
</thead>
<tbody>
<tr>
<td>Operands:</td>
<td><code>0 ≤ f ≤ 31</code></td>
<td><code>d ∈ [0,1]</code></td>
</tr>
<tr>
<td>Operation:</td>
<td><code>(W) + (f) → (dest)</code></td>
<td></td>
</tr>
<tr>
<td>Status Affected:</td>
<td>C, DC, Z</td>
<td></td>
</tr>
<tr>
<td>Description:</td>
<td>Add the contents of the W register and register <code>f</code>. If <code>d</code> is <code>0</code>, the result is stored in the W register. If <code>d</code> is <code>1</code>, the result is stored back in register <code>f</code>.</td>
<td></td>
</tr>
</tbody>
</table>

### BCF

**Bit Clear f**

<table>
<thead>
<tr>
<th>Syntax:</th>
<th><code>[ label ] BCF</code></th>
<th><code>f,b</code></th>
</tr>
</thead>
<tbody>
<tr>
<td>Operands:</td>
<td><code>0 ≤ f ≤ 31</code></td>
<td><code>0 ≤ b ≤ 7</code></td>
</tr>
<tr>
<td>Operation:</td>
<td><code>0 → (f&lt;b&gt;)</code></td>
<td></td>
</tr>
<tr>
<td>Status Affected:</td>
<td>None</td>
<td></td>
</tr>
<tr>
<td>Description:</td>
<td>Bit <code>b</code> in register <code>f</code> is cleared.</td>
<td></td>
</tr>
</tbody>
</table>

### ANDLW

**AND literal with W**

<table>
<thead>
<tr>
<th>Syntax:</th>
<th><code>[ label ] ANDLW</code></th>
<th><code>k</code></th>
</tr>
</thead>
<tbody>
<tr>
<td>Operands:</td>
<td><code>0 ≤ k ≤ 255</code></td>
<td></td>
</tr>
<tr>
<td>Operation:</td>
<td><code>(W).AND. (k) → (W)</code></td>
<td></td>
</tr>
<tr>
<td>Status Affected:</td>
<td>Z</td>
<td></td>
</tr>
<tr>
<td>Description:</td>
<td>The contents of the W register are AND'ed with the 8-bit literal <code>k</code>. The result is placed in the W register.</td>
<td></td>
</tr>
</tbody>
</table>

### BSF

**Bit Set f**

<table>
<thead>
<tr>
<th>Syntax:</th>
<th><code>[ label ] BSF</code></th>
<th><code>f,b</code></th>
</tr>
</thead>
<tbody>
<tr>
<td>Operands:</td>
<td><code>0 ≤ f ≤ 31</code></td>
<td><code>0 ≤ b ≤ 7</code></td>
</tr>
<tr>
<td>Operation:</td>
<td><code>1 → (f&lt;b&gt;)</code></td>
<td></td>
</tr>
<tr>
<td>Status Affected:</td>
<td>None</td>
<td></td>
</tr>
<tr>
<td>Description:</td>
<td>Bit <code>b</code> in register <code>f</code> is set.</td>
<td></td>
</tr>
</tbody>
</table>

### ANDWF

**AND W with f**

<table>
<thead>
<tr>
<th>Syntax:</th>
<th><code>[ label ] ANDWF</code></th>
<th><code>f,d</code></th>
</tr>
</thead>
<tbody>
<tr>
<td>Operands:</td>
<td><code>0 ≤ f ≤ 31</code></td>
<td><code>d ∈ [0,1]</code></td>
</tr>
<tr>
<td>Operation:</td>
<td><code>(W).AND. (f) → (dest)</code></td>
<td></td>
</tr>
<tr>
<td>Status Affected:</td>
<td>Z</td>
<td></td>
</tr>
<tr>
<td>Description:</td>
<td>The contents of the W register are AND'ed with register <code>f</code>. If <code>d</code> is <code>0</code>, the result is stored in the W register. If <code>d</code> is <code>1</code>, the result is stored back in register <code>f</code>.</td>
<td></td>
</tr>
</tbody>
</table>

### BTFSC

**Bit Test f, Skip if Clear**

<table>
<thead>
<tr>
<th>Syntax:</th>
<th><code>[ label ] BTFSC</code></th>
<th><code>f,b</code></th>
</tr>
</thead>
<tbody>
<tr>
<td>Operands:</td>
<td><code>0 ≤ f ≤ 31</code></td>
<td><code>0 ≤ b ≤ 7</code></td>
</tr>
<tr>
<td>Operation:</td>
<td><code>skip if (f&lt;b&gt;) = 0</code></td>
<td></td>
</tr>
<tr>
<td>Status Affected:</td>
<td>None</td>
<td></td>
</tr>
<tr>
<td>Description:</td>
<td>If bit <code>b</code> in register <code>f</code> is <code>0</code>, then the next instruction is skipped. If bit <code>b</code> is <code>0</code>, then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a 2-cycle instruction.</td>
<td></td>
</tr>
</tbody>
</table>
BTFSS  Bit Test f, Skip if Set
Syntax: [label] BTFSS f,b
Operands: 0 ≤ f ≤ 31
0 ≤ b < 7
Operation: skip if (f<b) = 1
Status Affected: None
Description: If bit ‘b’ in register ‘f’ is ‘1’, then the next instruction is skipped. If bit ‘b’ is ‘1’, then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a 2-cycle instruction.

CALL  Subroutine Call
Syntax: [label] CALL k
Operands: 0 ≤ k ≤ 255
Operation: (PC) + 1 → Top-of-Stack;
k → PC<7:0>;
STATUS<6:5> → PC<10:9>;
0 → PC<8>
Status Affected: None
Description: Subroutine call. First, return address (PC + 1) is pushed onto the stack. The 8-bit immediate address is loaded into PC bits <7:0>. The upper bits PC<10:9> are loaded from STATUS<6:5>, PC<8> is cleared. CALL is a 2-cycle instruction.

CLRWF  Clear f
Syntax: [label] CLRWF f
Operands: 0 ≤ f ≤ 31
Operation: 00h → (f);
1 → Z
Status Affected: Z
Description: The contents of register ‘f’ are cleared and the Z bit is set.

CLRWDT  Clear Watchdog Timer
Syntax: [label] CLRWDT
Operands: None
Operation: 00h → WDT;
0 → WDT prescaler (if assigned);
1 → TO;
1 → PD
Status Affected: TO, PD
Description: The CLRWDT instruction resets the WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits TO and PD are set.

COMF  Complement f
Syntax: [label] COMF f,d
Operands: 0 ≤ f ≤ 31
d ∈ [0,1]
Operation: (f) → (dest)
Status Affected: Z
Description: The contents of register ‘f’ are complemented. If ‘d’ is ‘0’, the result is stored in the W register. If ‘d’ is ‘1’, the result is stored back in register ‘f’.
### DECF - Decrement f

**Syntax:** 
[ label ] DECF f, d

**Operands:**
- \(0 \leq f \leq 31\)
- \(d \in [0,1]\)

**Operation:**
\((f) - 1 \rightarrow (dest)\)

**Status Affected:** Z

**Description:** Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

### INCFSZ - Increment f, Skip if 0

**Syntax:** 
[ label ] INCFSZ f, d

**Operands:**
- \(0 \leq f \leq 31\)
- \(d \in [0,1]\)

**Operation:**
\((f) + 1 \rightarrow (dest), \text{ skip if result } = 0\)

**Status Affected:** None

**Description:** The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '0', then the next instruction, which is already fetched, is discarded and a **NOP** is executed instead making it a 2-cycle instruction.

### INCF - Increment f

**Syntax:** 
[ label ] INCF f, d

**Operands:**
- \(0 \leq f \leq 31\)
- \(d \in [0,1]\)

**Operation:**
\((f) + 1 \rightarrow (dest)\)

**Status Affected:** Z

**Description:** The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

### DECFSZ - Decrement f, Skip if 0

**Syntax:** 
[ label ] DECFSZ f, d

**Operands:**
- \(0 \leq f \leq 31\)
- \(d \in [0,1]\)

**Operation:**
\((f) - 1 \rightarrow d; \text{ skip if result } = 0\)

**Status Affected:** None

**Description:** The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

### GOTO - Unconditional Branch

**Syntax:** 
[ label ] GOTO k

**Operands:**
- \(0 \leq k \leq 511\)

**Operation:**
\(k \rightarrow PC<8:0>; \text{ STATUS}<6:5> \rightarrow PC<10:9>\)

**Status Affected:** None

**Description:** GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a 2-cycle instruction.

### IORLW - Inclusive OR literal with W

**Syntax:** 
[ label ] IORLW k

**Operands:**
- \(0 \leq k \leq 255\)

**Operation:**
\((W) \text{ .OR. } (k) \rightarrow (W)\)

**Status Affected:** Z

**Description:** The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.
### IORWF

**Syntax:** \[
\text{[ label ] IORWF} \ f,d
\]

**Operands:**
- \(0 \leq f \leq 31\)
- \(d \in [0,1]\)

**Operation:** \((W).\text{OR.} \ (f) \rightarrow (\text{dest})\)

**Status Affected:** \(Z\)

**Description:**
Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

### MOVWF

**Syntax:** \[
\text{[ label ] MOVWF} \ f
\]

**Operands:**
- \(0 \leq f \leq 31\)

**Operation:** \((W) \rightarrow (f)\)

**Status Affected:** None

**Description:**
Move data from the W register to register 'f'.

### MOVF

**Syntax:** \[
\text{[ label ] MOVF} \ f,d
\]

**Operands:**
- \(0 \leq f \leq 31\)
- \(d \in [0,1]\)

**Operation:** \((f) \rightarrow (\text{dest})\)

**Status Affected:** \(Z\)

**Description:**
The contents of register 'f' are moved to destination 'd'. If 'd' is '0', destination is the W register. If 'd' is '1', the destination is file register 'f'. 'd' = 1 is useful as a test of a file register, since status flag Z is affected.

### MOVLB

**Syntax:** \[
\text{[ label ] MOVLB} \ k
\]

**Operands:**
- \(0 \leq k \leq 7\)

**Operation:** \(k \rightarrow \text{BSR}\)

**Status Affected:** None

**Description:**
The 3-bit literal 'k' is loaded into the Bank Select Register (BSR). The "don’t cares" will be assembled at '0'.

### MOVLW

**Syntax:** \[
\text{[ label ] MOVLW} \ k
\]

**Operands:**
- \(0 \leq k \leq 255\)

**Operation:** \(k \rightarrow (W)\)

**Status Affected:** None

**Description:**
The 8-bit literal 'k' is loaded into the W register. The "don’t cares" will assembled as '0's.

### NOP

**Syntax:** \[
\text{[ label ] NOP}
\]

**Operands:** None

**Operation:** No operation

**Status Affected:** None

**Description:** No operation.

### OPTION

**Syntax:** \[
\text{[ label ] Option}
\]

**Operands:** None

**Operation:** \((W) \rightarrow \text{Option}\)

**Status Affected:** None

**Description:**
The content of the W register is loaded into the OPTION register.
### RETLW

**Return with Literal in W**

**Syntax:**

\[
\text{[ label ] RETLW k}
\]

**Operands:**

\[0 \leq k \leq 255\]

**Operation:**

\[k \rightarrow (W); \quad \text{TOS} \rightarrow \text{PC}\]

**Status Affected:** None

**Description:** The W register is loaded with the 8-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a 2-cycle instruction.

### SLEEP

**Enter SLEEP Mode**

**Syntax:**

\[
\text{[ label ] SLEEP}
\]

**Operands:** None

**Operation:**

\[00h \rightarrow \text{WDT}; \quad 0 \rightarrow \text{WDT prescaler}; \quad 1 \rightarrow \text{T0}; \quad 0 \rightarrow \text{PD}\]

**Status Affected:** \(\text{T0, PD, GPWUF}\)

**Description:** Time-out Status bit (\(\text{T0}\)) is set. The Power-down Status bit (\(\text{PD}\)) is cleared. GPWUF is unaffected. The WDT and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped. See Section 8.8 “Power-down Mode (Sleep)” on Sleep for more details.

### RLF

**Rotate Left f through Carry**

**Syntax:**

\[
\text{[ label ] RLF f,d}
\]

**Operands:**

\[0 \leq f \leq 31\]

\[d \in [0,1]\]

**Operation:** See description below

**Status Affected:** \(C\)

**Description:** The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.

### SLEEP

**Enter SLEEP Mode**

**Syntax:**

\[
\text{[ label ] SLEEP}
\]

**Operands:** None

**Operation:**

\[00h \rightarrow \text{WDT}; \quad 0 \rightarrow \text{WDT prescaler}; \quad 1 \rightarrow \text{T0}; \quad 0 \rightarrow \text{PD}\]

**Status Affected:** \(\text{T0, PD, GPWUF}\)

**Description:** Time-out Status bit (\(\text{T0}\)) is set. The Power-down Status bit (\(\text{PD}\)) is cleared. GPWUF is unaffected. The WDT and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped. See Section 8.8 “Power-down Mode (Sleep)” on Sleep for more details.

### SUBWF

**Subtract W from f**

**Syntax:**

\[
\text{[ label ] SUBWF f,d}
\]

**Operands:**

\[0 \leq f \leq 31\]

\[d \in [0,1]\]

**Operation:**

\[(f) - (W) \rightarrow (\text{dest})\]

**Status Affected:** \(C, DC, Z\)

**Description:** Subtract (two’s complement method) the W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

### RRF

**Rotate Right f through Carry**

**Syntax:**

\[
\text{[ label ] RRF f,d}
\]

**Operands:**

\[0 \leq f \leq 31\]

\[d \in [0,1]\]

**Operation:** See description below

**Status Affected:** \(C\)

**Description:** The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

### SWAPF

**Swap Nibbles in f**

**Syntax:**

\[
\text{[ label ] SWAPF f,d}
\]

**Operands:**

\[0 \leq f \leq 31\]

\[d \in [0,1]\]

**Operation:**

\[(f<3:0>) \rightarrow (\text{dest}<7:4>); \quad (f<7:4>) \rightarrow (\text{dest}<3:0>)\]

**Status Affected:** None

**Description:** The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W register. If 'd' is '1', the result is placed in register 'f'.

---

DS40001635B-page 64 © 2012-2015 Microchip Technology Inc.
### TRIS Load TRIS Register

| Syntax:     | [label] TRIS f |
| Operands:   | f = 6         |
| Operation:  | (W) → TRIS register f |
| Status Affected: | None |
| Description: | TRIS register ‘f’ (f = 6 or 7) is loaded with the contents of the W register. |

### XORWF Exclusive OR W with f

| Syntax:     | [label] XORWF f,d |
| Operands:   | 0 ≤ f ≤ 31       |
|             | d ∈ [0,1]       |
| Operation:  | (W) XOR (f) → (dest) |
| Status Affected: | Z |
| Description: | Exclusive OR the contents of the W register with register ‘f’. If ‘d’ is ‘0’, the result is stored in the W register. If ‘d’ is ‘1’, the result is stored back in register ‘f’. |

### XORLW Exclusive OR literal with W

| Syntax:     | [label] XORLW k |
| Operands:   | 0 ≤ k ≤ 255   |
| Operation:  | (W) XOR k → (W) |
| Status Affected: | Z |
| Description: | The contents of the W register are XOR’ed with the 8-bit literal ‘k’. The result is placed in the W register. |
11.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers (MCU) and dsPIC® digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

• Integrated Development Environment
  - MPLAB® X IDE Software
• Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM™ Assembler
  - MPLINK™ Object Linker/
    MPLIB™ Object Librarian
  - MPLAB Assembler/Linker/Librarian for
    Various Device Families
• Simulators
  - MPLAB X SIM Software Simulator
• Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
• In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
• Device Programmers
  - MPLAB PM3 Device Programmer
• Low-Cost Demonstration/Development Boards,
  Evaluation Kits and Starter Kits
• Third-party development tools

11.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows®, Linux and Mac OS® X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:
• Color syntax highlighting
• Smart code completion makes suggestions and provides hints as you type
• Automatic code formatting based on user-defined rules
• Live parsing

User-Friendly, Customizable Interface:
• Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
• Call graph window

Project-Based Workspaces:
• Multiple projects
• Multiple tools
• Multiple configurations
• Simultaneous debugging sessions

File History and Bug Tracking:
• Local file history feature
• Built-in support for Bugzilla issue tracker
11.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip’s 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

11.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

11.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

11.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility
11.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

11.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip’s next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer’s PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

11.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip’s most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer’s PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

11.9 PICkit 3 In-Circuit Debugger/Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer’s PC using a full-speed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming™ (ICSP™).

11.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.
11.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELoo® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

11.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent® and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika®
12.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

Ambient temperature under bias ................................................................. -40°C to +85°C
Storage temperature .................................................................................. -55°C to +150°C
Voltage on VDD with respect to VSS .......................................................... 0 to +6.5V
Voltage on VDDRF with respect to VSSRF ............................................... 0 to +3.9V
Voltage on MCLR with respect to VSS ....................................................... 0 to +13.5V
Voltage on all other pins with respect to VSS................................. -0.3V to (VDD + 0.3V)
Total power dissipation† ............................................................................. 700 mW
Max. current out of VSS pin ................................................................. 200 mA
Max. current into VDD pin ................................................................. 150 mA
Input clamp current, IIK (VI < 0 or VI > VDD) ........................................ 20 mA
Output clamp current, IOK (VO < 0 or VO > VDD) .................................... 20 mA
Max. output current sunk by any I/O pin .......................................... 25 mA
Max. output current sourced by any I/O pin ......................................... 25 mA
Max. output current sourced by I/O port ............................................. 75 mA
Max. output current sunk by I/O port .................................................... 75 mA

Note 1: Power dissipation is calculated as follows: 

\[ P_{DIS} = V_{DD} \times (I_{DD} - \sum IOH) + \sum ((V_{DD} - VOH) \times IOH) + \sum (V_{OL} \times I_{OL}) \]

†NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at those or any other conditions above those
indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for
extended periods may affect device reliability.
### 12.1 RF Transmitter Electrical Specifications

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Conditions</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>IDDSL</td>
<td>Supply Current in Sleep mode</td>
<td>—</td>
<td>0.5</td>
<td>1</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>IDDT_315</td>
<td>Supply Current in Transmit mode at 315 MHz*</td>
<td>RFOP = +10 dBm 50% OOK</td>
<td>—</td>
<td>11</td>
<td>—</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RFOP = +10 dBm FSK</td>
<td>—</td>
<td>15</td>
<td>—</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RFOP = 0 dBm FSK</td>
<td>—</td>
<td>9</td>
<td>—</td>
<td>mA</td>
</tr>
<tr>
<td>IDDT_915</td>
<td>Supply Current in Transmit mode at 915 MHz*</td>
<td>RFOP = +10 dBm FSK</td>
<td>—</td>
<td>17.5</td>
<td>—</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RFOP = 0 dBm FSK</td>
<td>—</td>
<td>10.5</td>
<td>—</td>
<td>mA</td>
</tr>
</tbody>
</table>

#### RF and Baseband Specifications

<table>
<thead>
<tr>
<th>FBAND</th>
<th>Accessible Frequency Bands</th>
<th>Band 0, with FXOSC = 22 MHz</th>
<th>310</th>
<th>—</th>
<th>450</th>
<th>MHz</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>See details in Table 7</td>
<td>Band 0, with FXOSC = 24 MHz</td>
<td>312</td>
<td>—</td>
<td>450</td>
<td>MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Band 0, with FXOSC = 26 MHz</td>
<td>338</td>
<td>—</td>
<td>450</td>
<td>MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Band 1, with FXOSC = 26 MHz</td>
<td>860</td>
<td>—</td>
<td>870</td>
<td>MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>902</td>
<td>—</td>
<td>928</td>
<td>MHz</td>
</tr>
<tr>
<td>FDA</td>
<td>Frequency deviation, FSK</td>
<td>—</td>
<td>10</td>
<td>—</td>
<td>200</td>
<td>kHz</td>
</tr>
<tr>
<td>BRF</td>
<td>Bit rate, FSK</td>
<td>Permissible Range</td>
<td>0.5</td>
<td>—</td>
<td>100</td>
<td>kbps</td>
</tr>
<tr>
<td>BRO</td>
<td>Bit rate, OOK</td>
<td>Permissible Range</td>
<td>0.5</td>
<td>—</td>
<td>10</td>
<td>kbps</td>
</tr>
<tr>
<td>OOK_B</td>
<td>OOK Modulation Depth</td>
<td>—</td>
<td>45</td>
<td>—</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>RFOP</td>
<td>RF output power in 50 Ohms in either frequency</td>
<td>High-Power Setting Low-Power Setting*</td>
<td>7</td>
<td>10</td>
<td>—</td>
<td>dBm</td>
</tr>
<tr>
<td></td>
<td>bands</td>
<td></td>
<td>-3</td>
<td>0</td>
<td>—</td>
<td>dBm</td>
</tr>
<tr>
<td>RFOPFL</td>
<td>RF output power flatness</td>
<td>From 315 to 390 MHz</td>
<td>—</td>
<td>2</td>
<td>—</td>
<td>dB</td>
</tr>
<tr>
<td>DRFOPV</td>
<td>Variation in RF output power with supply voltage</td>
<td>2.5V to 3.3V</td>
<td>—</td>
<td>—</td>
<td>3</td>
<td>dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.8V to 3.7V</td>
<td>—</td>
<td>—</td>
<td>7</td>
<td>dB</td>
</tr>
<tr>
<td>PHN</td>
<td>Transmitter phase noise</td>
<td>At offset: 100 kHz</td>
<td>—</td>
<td>-82</td>
<td>-76</td>
<td>dBc/Hz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>350 kHz</td>
<td>—</td>
<td>-92</td>
<td>-81</td>
<td>dBc/Hz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>550 kHz</td>
<td>—</td>
<td>-96</td>
<td>-91</td>
<td>dBc/Hz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.15 MHz</td>
<td>—</td>
<td>-103</td>
<td>-101</td>
<td>dBc/Hz</td>
</tr>
<tr>
<td>STEP_22</td>
<td>RF frequency step</td>
<td>FXOSC = 22 MHz, Band 0</td>
<td>—</td>
<td>1.34277</td>
<td>—</td>
<td>kHz</td>
</tr>
<tr>
<td>STEP_24</td>
<td>RF frequency step</td>
<td>FXOSC = 24 MHz, Band 0</td>
<td>—</td>
<td>1.46484</td>
<td>—</td>
<td>kHz</td>
</tr>
<tr>
<td>STEP_26</td>
<td>RF frequency step</td>
<td>FXOSC = 26 MHz, Band 0</td>
<td>—</td>
<td>1.58691</td>
<td>—</td>
<td>kHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FXOSC = 26 MHz, Band 1</td>
<td>—</td>
<td>3.17383</td>
<td>—</td>
<td>kHz</td>
</tr>
<tr>
<td>FXOSC</td>
<td>Crystal Oscillator Frequency</td>
<td>—</td>
<td>22</td>
<td>—</td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>24</td>
<td>—</td>
<td>—</td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td>26</td>
<td>—</td>
<td>—</td>
<td></td>
<td>MHz</td>
</tr>
</tbody>
</table>

#### Timing Specifications

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>XTAL dependant, with spec’d XTAL</th>
<th>—</th>
<th>650</th>
<th>2000</th>
<th>us</th>
</tr>
</thead>
<tbody>
<tr>
<td>tWAKE</td>
<td>Time from Sleep to Tx mode</td>
<td>—</td>
<td>—</td>
<td>650</td>
<td>2000</td>
<td>us</td>
</tr>
<tr>
<td>OFFT</td>
<td>Timer from Tx data activity to Sleep</td>
<td>Programmable</td>
<td>—</td>
<td>2</td>
<td>—</td>
<td>ms</td>
</tr>
<tr>
<td>RAMP</td>
<td>PA Ramp up and down time</td>
<td>—</td>
<td>—</td>
<td>20</td>
<td>—</td>
<td>ms</td>
</tr>
<tr>
<td>START</td>
<td>Time before CTRL pin mode selection</td>
<td>Time from power on to sampling of CTRL</td>
<td>—</td>
<td>1</td>
<td>—</td>
<td>ms</td>
</tr>
<tr>
<td>fCTRL</td>
<td>CTRL Clock Frequency</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>10</td>
<td>MHz</td>
</tr>
<tr>
<td>CH</td>
<td>CTRL Clock High time</td>
<td>—</td>
<td>—</td>
<td>45</td>
<td>—</td>
<td>ns</td>
</tr>
<tr>
<td>CL</td>
<td>CTRL Clock Low time</td>
<td>—</td>
<td>—</td>
<td>45</td>
<td>—</td>
<td>ns</td>
</tr>
<tr>
<td>RISE</td>
<td>CTRL Clock Rise time</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>5</td>
<td>ns</td>
</tr>
<tr>
<td>FALL</td>
<td>CTRL Clock Fall time</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>5</td>
<td>ns</td>
</tr>
</tbody>
</table>
12.1 RF Transmitter Electrical Specifications

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Conditions</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>t_{SETUP}</td>
<td>DATA Setup time</td>
<td>From DATA transition to CTRL rising edge</td>
<td>45</td>
<td>—</td>
<td>—</td>
<td>ns</td>
</tr>
<tr>
<td>t_{HOLD}</td>
<td>DATA Hold time</td>
<td>From CTRL rising edge to DATA transition</td>
<td>45</td>
<td>—</td>
<td>—</td>
<td>ns</td>
</tr>
<tr>
<td>t_0</td>
<td>Time at ‘1’ on DATA during Recovery Sequence Timing</td>
<td>See Figure 9-4</td>
<td>—</td>
<td>—</td>
<td>5</td>
<td>ns</td>
</tr>
<tr>
<td>t_1</td>
<td>Time at ‘0’ on DATA during Recovery Sequence Timing</td>
<td>See Figure 9-4</td>
<td>5</td>
<td>—</td>
<td>—</td>
<td>ns</td>
</tr>
</tbody>
</table>

**TABLE 12-1: POWER CONSUMPTION IN TX MODE**

<table>
<thead>
<tr>
<th>Frequency Band</th>
<th>Conditions</th>
<th>Typical Current Drain</th>
</tr>
</thead>
<tbody>
<tr>
<td>310 to 450 MHz</td>
<td>P_{OUT} = +10 dBm, OOK modulation with 50% duty cycle</td>
<td>11 mA</td>
</tr>
<tr>
<td></td>
<td>P_{OUT} = +10 dBm, FSK modulation</td>
<td>15 mA</td>
</tr>
<tr>
<td></td>
<td>P_{OUT} = 0 dBm, FSK modulation</td>
<td>9 mA</td>
</tr>
<tr>
<td>860 to 870 MHz</td>
<td>P_{OUT} = +10 dBm, FSK modulation</td>
<td>16.5 mA</td>
</tr>
<tr>
<td></td>
<td>P_{OUT} = 0 dBm, FSK modulation</td>
<td>10 mA</td>
</tr>
<tr>
<td>902 to 928 MHz</td>
<td>P_{OUT} = +10 dBm, FSK modulation</td>
<td>17.5 mA</td>
</tr>
<tr>
<td></td>
<td>P_{OUT} = 0 dBm, FSK modulation</td>
<td>10.5 mA</td>
</tr>
</tbody>
</table>
FIGURE 12-1: PIC12F529T39A VOLTAGE-FREQUENCY GRAPH, \(-40^\circ C \leq T_A \leq +85^\circ C\)

FIGURE 12-2: MAXIMUM OSCILLATOR FREQUENCY TABLE
12.2 DC Characteristics

**TABLE 12-2: DC CHARACTERISTICS: PIC12F529T39A (INDUSTRIAL)**

<table>
<thead>
<tr>
<th>Param No.</th>
<th>Sym.</th>
<th>Characteristic</th>
<th>Min.</th>
<th>Typ (1)</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>D001</td>
<td>VDD</td>
<td>Supply Voltage</td>
<td>2.0</td>
<td></td>
<td>3.7</td>
<td>V</td>
<td>See Figure 12-1</td>
</tr>
<tr>
<td>D002</td>
<td>VDR</td>
<td>RAM Data Retention Voltage (2)</td>
<td>—</td>
<td>1.5*</td>
<td>—</td>
<td>V</td>
<td>Device in Sleep mode</td>
</tr>
<tr>
<td>D003</td>
<td>VPOR</td>
<td>VDD Start Voltage to ensure Power-on Reset</td>
<td>—</td>
<td>Vss</td>
<td>—</td>
<td>V</td>
<td>See Section 8.4 “Power-on Reset (POR)” for details</td>
</tr>
<tr>
<td>D004</td>
<td>SVDD</td>
<td>VDD Rise Rate to ensure Power-on Reset</td>
<td>0.05*</td>
<td>—</td>
<td>—</td>
<td>V/ms</td>
<td>See Section 8.4 “Power-on Reset (POR)” for details</td>
</tr>
<tr>
<td>D005</td>
<td>IDOP</td>
<td>Supply Current During Prog/ Erase.</td>
<td>—</td>
<td>250*</td>
<td>—</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>D010</td>
<td>IDD</td>
<td>Supply Current (3,4)</td>
<td>—</td>
<td>175</td>
<td>250</td>
<td>µA</td>
<td>FOSC = 4 MHz, VDD = 2.0V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>—</td>
<td>250</td>
<td>400</td>
<td>µA</td>
<td>FOSC = 8 MHz, VDD = 2.0V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>—</td>
<td>11</td>
<td>20</td>
<td>µA</td>
<td>FOSC = 32 kHz, VDD = 2.0V</td>
</tr>
<tr>
<td>D020</td>
<td>IPD</td>
<td>Power-down Current (5)</td>
<td>—</td>
<td>0.1</td>
<td>1.2</td>
<td>µA</td>
<td>VDD = 2.0V</td>
</tr>
<tr>
<td>D022</td>
<td>IWDT</td>
<td>WDT Current</td>
<td>—</td>
<td>1.0</td>
<td>3.0</td>
<td>µA</td>
<td>VDD = 2.0V</td>
</tr>
</tbody>
</table>

* These parameters are characterized but not tested.

**Note 1:** Data in the Typical (“Typ”) column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

**2:** This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

**3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.

**4:** The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail for external clock modes; all I/O pins tri-stated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

**5:** For standby current measurements, the conditions are the same as IDD, except that the device is in Sleep mode. If a module current is listed, the current is for that specific module enabled and the device in Sleep.
### TABLE 12-3: DC CHARACTERISTICS: PIC12F529T39A (Industrial)

<table>
<thead>
<tr>
<th>Param No.</th>
<th>Sym.</th>
<th>Characteristic</th>
<th>Standard Operating Conditions (unless otherwise specified)</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>Operating temperature (-40°C \leq TA \leq +85°C) (Industrial)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Operating voltage (V_{DD}) range as described in DC specification.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Min.</td>
<td>Typ†</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D030A</td>
<td>VIL</td>
<td>Input Low Voltage</td>
<td>I/O ports</td>
<td>Vss</td>
</tr>
<tr>
<td>D031</td>
<td></td>
<td></td>
<td>with Schmitt Trigger buffer</td>
<td>Vss</td>
</tr>
<tr>
<td>D032</td>
<td></td>
<td></td>
<td>T0CKI</td>
<td>Vss</td>
</tr>
<tr>
<td>D033</td>
<td></td>
<td></td>
<td>OSC1 (EXTRC mode)</td>
<td>Vss</td>
</tr>
<tr>
<td>D033A</td>
<td></td>
<td></td>
<td>OSC1 (XT and LP modes)</td>
<td>Vss</td>
</tr>
<tr>
<td>D040A</td>
<td>VIH</td>
<td>Input High Voltage</td>
<td>I/O ports</td>
<td>—</td>
</tr>
<tr>
<td>D041</td>
<td></td>
<td></td>
<td>with Schmitt Trigger buffer</td>
<td>—</td>
</tr>
<tr>
<td>D042</td>
<td></td>
<td></td>
<td>MCLR, T0CKI</td>
<td>—</td>
</tr>
<tr>
<td>D042A</td>
<td></td>
<td></td>
<td>OSC1 (EXTRC mode)</td>
<td>—</td>
</tr>
<tr>
<td>D043</td>
<td></td>
<td></td>
<td>OSC1 (XT and LP modes)</td>
<td>1.6</td>
</tr>
<tr>
<td>D070</td>
<td>IPUR</td>
<td>I/O PORT weak pull-up current(^{(5)})</td>
<td>—</td>
<td>50</td>
</tr>
<tr>
<td>D060</td>
<td>IIL</td>
<td>Input Leakage Current(^{(2),(3)})</td>
<td>I/O ports</td>
<td>—</td>
</tr>
<tr>
<td>D061</td>
<td></td>
<td></td>
<td>GP3/MCLR(^{(4)})</td>
<td>—</td>
</tr>
<tr>
<td>D063</td>
<td></td>
<td></td>
<td>OSC1</td>
<td>—</td>
</tr>
<tr>
<td>D080</td>
<td>IOL</td>
<td>Output Low Voltage</td>
<td>I/O ports</td>
<td>—</td>
</tr>
<tr>
<td>D090</td>
<td>IOH</td>
<td>Output High Voltage</td>
<td>I/O ports(^{(3)})</td>
<td>(V_{DD} – 0.7)</td>
</tr>
<tr>
<td>D101</td>
<td></td>
<td>Capacitive Loading Specs on Output Pins</td>
<td>All I/O ports</td>
<td>—</td>
</tr>
<tr>
<td>D120</td>
<td>Ed</td>
<td>Flash Data Memory</td>
<td>Byte endurance</td>
<td>100K</td>
</tr>
<tr>
<td>D121</td>
<td>VDRW</td>
<td></td>
<td>(V_{DD}) for read/write</td>
<td>(V_{MIN})</td>
</tr>
</tbody>
</table>

† Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12F529T39A be driven with external clock in RC mode.

**Note 2:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

**Note 3:** Negative current is defined as coming out of the pin.

**Note 4:** This specification applies to GP3/MCLR configured as GP3 with internal pull-up disabled.

**Note 5:** This specification applies to all weak pull-up devices, including the weak pull-up found on GP3/MCLR. The current value listed will be the same whether or not the pin is configured as GP3 with pull-up enabled or MCLR.
### TABLE 12-4: PULL-UP RESISTOR RANGES

<table>
<thead>
<tr>
<th>Vdd (Volts)</th>
<th>Temperature (°C)</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>−40</td>
<td>73K</td>
<td>105K</td>
<td>186K</td>
<td>Ω</td>
</tr>
<tr>
<td></td>
<td>25</td>
<td>73K</td>
<td>113K</td>
<td>187K</td>
<td>Ω</td>
</tr>
<tr>
<td></td>
<td>85</td>
<td>82K</td>
<td>123K</td>
<td>190K</td>
<td>Ω</td>
</tr>
<tr>
<td>GP0/GP1</td>
<td>2.0</td>
<td>63K</td>
<td>81K</td>
<td>96K</td>
<td>Ω</td>
</tr>
<tr>
<td></td>
<td>−40</td>
<td>77K</td>
<td>93K</td>
<td>116K</td>
<td>Ω</td>
</tr>
<tr>
<td></td>
<td>25</td>
<td>82K</td>
<td>96K</td>
<td>116K</td>
<td>Ω</td>
</tr>
<tr>
<td>GP3</td>
<td>2.0</td>
<td>63K</td>
<td>81K</td>
<td>96K</td>
<td>Ω</td>
</tr>
</tbody>
</table>
12.3 Timing Parameter Symbology and Load Conditions – PIC12F529T39A

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS
2. TppS

<table>
<thead>
<tr>
<th>T</th>
<th>Frequency</th>
<th>T</th>
<th>Time</th>
</tr>
</thead>
</table>

Lowercase subscripts (pp) and their meanings:

<table>
<thead>
<tr>
<th>pp</th>
<th>2</th>
<th>to</th>
</tr>
</thead>
<tbody>
<tr>
<td>ck</td>
<td>CLKOUT</td>
<td></td>
</tr>
<tr>
<td>cy</td>
<td>Cycle time</td>
<td></td>
</tr>
<tr>
<td>drt</td>
<td>Device Reset Timer</td>
<td></td>
</tr>
<tr>
<td>io</td>
<td>I/O port</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>mc</th>
<th>MCLR</th>
</tr>
</thead>
<tbody>
<tr>
<td>osc</td>
<td>Oscillator</td>
<td></td>
</tr>
<tr>
<td>os</td>
<td>OSC1</td>
<td></td>
</tr>
<tr>
<td>t0</td>
<td>T0CKI</td>
<td></td>
</tr>
<tr>
<td>wdt</td>
<td>Watchdog Timer</td>
<td></td>
</tr>
</tbody>
</table>

Uppercase letters and their meanings:

<table>
<thead>
<tr>
<th>S</th>
<th>F</th>
<th>Fall</th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
<td>High</td>
<td></td>
</tr>
<tr>
<td>I</td>
<td>Invalid (high-impedance)</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>Low</td>
<td></td>
</tr>
<tr>
<td>P</td>
<td>Period</td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>Rise</td>
<td></td>
</tr>
<tr>
<td>V</td>
<td>Valid</td>
<td></td>
</tr>
<tr>
<td>Z</td>
<td>High-impedance</td>
<td></td>
</tr>
</tbody>
</table>

**FIGURE 12-3: LOAD CONDITIONS – PIC12F529T39A**

Legend:

- CL = 50 pF for all pins except OSC2
- 15 pF for OSC2 in XT or LP modes when external clock is used to drive OSC1

**FIGURE 12-4: EXTERNAL CLOCK TIMING – PIC12F529T39A**
12.4 AC Characteristics

### TABLE 12-5: EXTERNAL CLOCK TIMING REQUIREMENTS

<table>
<thead>
<tr>
<th>Param No.</th>
<th>Sym.</th>
<th>Characteristic</th>
<th>Min.</th>
<th>Typ</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1A</td>
<td>Fosc</td>
<td>External CLKin Frequency&lt;sup&gt;(1)&lt;/sup&gt;</td>
<td>DC</td>
<td>—</td>
<td>4</td>
<td>MHz</td>
<td>XT Oscillator mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>DC</td>
<td>—</td>
<td>200</td>
<td>kHz</td>
<td>LP Oscillator mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Oscillator Frequency&lt;sup&gt;(1)&lt;/sup&gt;</td>
<td>DC</td>
<td>—</td>
<td>4</td>
<td>MHz</td>
<td>EXTRC Oscillator mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.1</td>
<td>—</td>
<td>4</td>
<td>MHz</td>
<td>XT Oscillator mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>DC</td>
<td>—</td>
<td>200</td>
<td>kHz</td>
<td>LP Oscillator mode</td>
</tr>
<tr>
<td>1</td>
<td>Tosc</td>
<td>External CLKin Period&lt;sup&gt;(1)&lt;/sup&gt;</td>
<td>250</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>XT Oscillator mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>5</td>
<td>—</td>
<td>—</td>
<td>µs</td>
<td>LP Oscillator mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Oscillator Period&lt;sup&gt;(1)&lt;/sup&gt;</td>
<td>250</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>EXTRC Oscillator mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>250</td>
<td>—</td>
<td>10,000</td>
<td>ns</td>
<td>XT Oscillator mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>5</td>
<td>—</td>
<td>—</td>
<td>µs</td>
<td>LP Oscillator mode</td>
</tr>
<tr>
<td>2</td>
<td>Tcy</td>
<td>Instruction Cycle Time</td>
<td>200</td>
<td>4/Fosc</td>
<td>DC</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>TosL, TosH</td>
<td>Clock in (OSC1) Low or High Time&lt;sup&gt;(1)&lt;/sup&gt;</td>
<td>50&lt;sup&gt;*&lt;/sup&gt;</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>XT Oscillator</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2&lt;sup&gt;*&lt;/sup&gt;</td>
<td>—</td>
<td>—</td>
<td>µs</td>
<td>LP Oscillator</td>
</tr>
<tr>
<td>4</td>
<td>TosR, TosF</td>
<td>Clock in (OSC1) Rise or Fall Time&lt;sup&gt;(1)&lt;/sup&gt;</td>
<td>—</td>
<td>—</td>
<td>25&lt;sup&gt;*&lt;/sup&gt;</td>
<td>ns</td>
<td>XT Oscillator</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>—</td>
<td>—</td>
<td>50&lt;sup&gt;*&lt;/sup&gt;</td>
<td>ns</td>
<td>LP Oscillator</td>
</tr>
</tbody>
</table>

<sup>* These parameters are characterized but not tested.</sup>

**Note 1:** All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.

### TABLE 12-6: CALIBRATED INTERNAL RC FREQUENCIES

<table>
<thead>
<tr>
<th>Param No.</th>
<th>Sym.</th>
<th>Characteristic</th>
<th>Freq.</th>
<th>Tolerance</th>
<th>Min.</th>
<th>Typ†</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>F10</td>
<td>Fosc</td>
<td>Internal Calibrated INTOSC Frequency&lt;sup&gt;(1)&lt;/sup&gt;</td>
<td>±1%</td>
<td></td>
<td>7.92</td>
<td>8.00</td>
<td>8.08</td>
<td>MHz</td>
<td>3.5V, 25°C</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>±2%</td>
<td></td>
<td>7.84</td>
<td>8.00</td>
<td>8.16</td>
<td>MHz</td>
<td>2.5V ≤ VDD ≤ 3.7V, 0°C ≤ TA ≤ +85°C</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>±5%</td>
<td></td>
<td>7.60</td>
<td>8.00</td>
<td>8.40</td>
<td>MHz</td>
<td>2.0V ≤ VDD ≤ 3.7V, -40°C ≤ TA ≤ +85°C (Ind.)</td>
</tr>
</tbody>
</table>

<sup>* These parameters are characterized but not tested.</sup>

† Data in the Typical (“Typ”) column is at 3.7V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** To ensure these oscillator frequency tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 uF and 0.01 uF values in parallel are recommended.
FIGURE 12-5: I/O TIMING

TABLE 12-7: TIMING REQUIREMENTS

<table>
<thead>
<tr>
<th>Param No.</th>
<th>Sym.</th>
<th>Characteristic</th>
<th>Min.</th>
<th>Typ(1)</th>
<th>Max.</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>17</td>
<td>Tosh2ioV</td>
<td>OSC1↑ (Q1 cycle) to Port Out Valid(2), (3)</td>
<td>—</td>
<td>—</td>
<td>100*</td>
<td>ns</td>
</tr>
<tr>
<td>18</td>
<td>Tosh2iol</td>
<td>OSC1↑ (Q2 cycle) to Port Input Invalid (I/O in hold time)(2)</td>
<td>50</td>
<td>—</td>
<td>—</td>
<td>ns</td>
</tr>
<tr>
<td>19</td>
<td>TiV2osH</td>
<td>Port Input Valid to OSC1↑ (I/O in setup time)</td>
<td>20</td>
<td>—</td>
<td>—</td>
<td>ns</td>
</tr>
<tr>
<td>20</td>
<td>TiO</td>
<td>Port Output Rise Time(3)</td>
<td>—</td>
<td>10</td>
<td>50**</td>
<td>ns</td>
</tr>
<tr>
<td>21</td>
<td>TiF</td>
<td>Port Output Fall Time(3)</td>
<td>—</td>
<td>10</td>
<td>50**</td>
<td>ns</td>
</tr>
</tbody>
</table>

TBD = To be determined.

* These parameters are characterized but not tested.
** These parameters are design targets and are not tested.

Note 1: Data in the Typical (“Typ”) column is at 3.7V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: Measurements are taken in EXTRC mode.

3: See Figure 12-3 for loading conditions.
FIGURE 12-6:  RESET, WATCHDOG TIMER AND DEVICE RESET TIMER TIMING

TABLE 12-8:  RESET, WATCHDOG TIMER AND DEVICE RESET TIMER – PIC12F529T39A

<table>
<thead>
<tr>
<th>Param No.</th>
<th>Sym.</th>
<th>Characteristic</th>
<th>Min.</th>
<th>Typ(1)</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>TMCL</td>
<td>MCLR Pulse Width (low)</td>
<td>2000*</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>VDD = 3.0V</td>
</tr>
<tr>
<td>31</td>
<td>TWDT</td>
<td>Watchdog Timer Time-out</td>
<td>9*</td>
<td>20*</td>
<td>35*</td>
<td>ms</td>
<td>VDD = 3.0V (Industrial)</td>
</tr>
<tr>
<td>32</td>
<td>TDRT</td>
<td>Device Reset Timer Period</td>
<td>-</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Standard</td>
<td>9*</td>
<td>20*</td>
<td>35*</td>
<td>ms</td>
<td>VDD = 3.0V (Industrial)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Short</td>
<td>0.5*</td>
<td>1.125*</td>
<td>2*</td>
<td>ms</td>
<td>VDD = 3.0V (Industrial)</td>
</tr>
<tr>
<td>34</td>
<td>TIOZ</td>
<td>I/O High-impedance from MCLR</td>
<td>—</td>
<td>—</td>
<td>2000*</td>
<td>ns</td>
<td>—</td>
</tr>
</tbody>
</table>

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 3.7V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 12-9:  DRT (DEVICE RESET TIMER PERIOD)

<table>
<thead>
<tr>
<th>Oscillator Configuration</th>
<th>POR Reset</th>
<th>Subsequent Resets</th>
</tr>
</thead>
<tbody>
<tr>
<td>IntRC and ExtRC</td>
<td>1 ms (typical)</td>
<td>10 μs (typical)</td>
</tr>
<tr>
<td>XT and LP</td>
<td>18 ms (typical)</td>
<td>18 ms (typical)</td>
</tr>
</tbody>
</table>
FIGURE 12-7: TIMER0 CLOCK TIMINGS

TABLE 12-10: TIMER0 CLOCK REQUIREMENTS

<table>
<thead>
<tr>
<th>Param No.</th>
<th>Sym.</th>
<th>Characteristic</th>
<th>Min.</th>
<th>Typ(1)</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>40</td>
<td>Tt0H</td>
<td>T0CKI High Pulse Width</td>
<td>0.5 Tcy + 20*</td>
<td></td>
<td></td>
<td>ns</td>
<td>No Prescaler</td>
</tr>
<tr>
<td></td>
<td></td>
<td>T0CKI High Pulse Width</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>With Prescaler 10*</td>
</tr>
<tr>
<td>41</td>
<td>Tt0L</td>
<td>T0CKI Low Pulse Width</td>
<td>0.5 Tcy + 20*</td>
<td></td>
<td></td>
<td>ns</td>
<td>No Prescaler</td>
</tr>
<tr>
<td></td>
<td></td>
<td>T0CKI Low Pulse Width</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>With Prescaler 10*</td>
</tr>
<tr>
<td>42</td>
<td>Tt0P</td>
<td>T0CKI Period</td>
<td>20 or Tcy + 40* N</td>
<td></td>
<td></td>
<td>ns</td>
<td>Whichever is greater. N = Prescale Value (1, 2, 4,..., 256)</td>
</tr>
</tbody>
</table>

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 3.7V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 12-11: FLASH DATA MEMORY WRITE/ERASE REQUIREMENTS

<table>
<thead>
<tr>
<th>Param No.</th>
<th>Sym.</th>
<th>Characteristic</th>
<th>Min.</th>
<th>Typ(1)</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>43</td>
<td>Tdw</td>
<td>Flash Data Memory Write Cycle Time</td>
<td>2</td>
<td>3.5</td>
<td>5</td>
<td>ms</td>
<td></td>
</tr>
<tr>
<td>44</td>
<td>Tde</td>
<td>Flash Data Memory Erase Cycle Time</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>ms</td>
<td></td>
</tr>
</tbody>
</table>

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 3.7V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
13.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for design guidance and are not tested.

In some graphs or tables, the data presented are outside specified operating range (i.e., outside specified Vdd range). This is for information only and devices are ensured to operate properly only within the specified range.

Note:    The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

“Typical” represents the mean of the distribution at 25°C. “Maximum” or “minimum” represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over each temperature range.

FIGURE 13-1:  TYPICAL IDD vs. FOSC OVER VDD (XT, EXTRC mode)

FIGURE 13-2:  MAXIMUM IDD vs. FOSC OVER VDD (XT, EXTRC mode)
FIGURE 13-3: \( I_{DD} \) vs. \( V_{DD} \) OVER FOSC (LP MODE)

- Typical: Statistical Mean @25°C
- Industrial: Mean (Worst-Case Temp) + 3\( \sigma \)
  (-40°C to 85°C)

- 32 kHz Maximum Extended
- 32 kHz Maximum Industrial
- 32 kHz Typical

- \( I_{DD} \) (\( \mu \)A)
- \( V_{DD} \) (V)
FIGURE 13-4: TYPICAL IPD vs. VDD (SLEEP MODE, ALL PERIPHERALS DISABLED)

Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3σ
(-40°C to 85°C)

FIGURE 13-5: MAXIMUM IPD vs. VDD (SLEEP MODE, ALL PERIPHERALS DISABLED)

Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3σ
(-40°C to 85°C)
FIGURE 13-6: TYPICAL WDT IPD vs. VDD

Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3σ
(-40°C to 85°C)

FIGURE 13-7: MAXIMUM WDT IPD vs. VDD OVER TEMPERATURE

Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3σ
(-40°C to 85°C)
FIGURE 13-8: WDT TIME-OUT vs. VDD OVER TEMPERATURE (NO PRESCALER)

Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3σ
(-40°C to 85°C)

Max. 85°C
Typical. 25°C
Min. -40°C
FIGURE 13-9:  $V_{OL}$ vs. $I_{OL}$ Over Temperature ($V_{DD}$ = 3.0V)

Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3$\sigma$
(-40°C to 85°C)

Max. 85°C
Typical 25°C
Min. -40°C

FIGURE 13-10:  $V_{OH}$ vs. $I_{OH}$ Over Temperature ($V_{DD}$ = 3.0V)

Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3$\sigma$
(-40°C to 85°C)
FIGURE 13-11: TTL INPUT THRESHOLD \( V_{IN} \) vs. \( V_{DD} \)

Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3\( \sigma \)
(-40°C to 85°C)

FIGURE 13-12: SCHMITT TRIGGER INPUT THRESHOLD \( V_{IN} \) vs. \( V_{DD} \)

Typical: Statistical Mean @25°C
Maximum: Mean (Worst-Case Temp) + 3\( \sigma \)
(-40°C to 125°C)
FIGURE 13-13: DEVICE RESET TIMER (XT AND LP) vs. VDD

![Graph showing the relationship between DRT (ms) and VDD (V) for different temperature conditions: Min. -40°C, Typical 25°C, Max. 85°C.](image-url)
14.0 PACKAGING INFORMATION

14.1 Package Marking Information

14-Lead TSSOP (4.4 mm)

Legend:

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>XXXX</td>
<td>Customer-specific information</td>
</tr>
<tr>
<td>YY</td>
<td>Year code (last digit of calendar year)</td>
</tr>
<tr>
<td>YY</td>
<td>Year code (last 2 digits of calendar year)</td>
</tr>
<tr>
<td>WW</td>
<td>Week code (week of January 1 is week '01')</td>
</tr>
<tr>
<td>NNN</td>
<td>Alphanumeric traceability code</td>
</tr>
<tr>
<td>☐️️️️️️️️</td>
<td>Pb-free JEDEC designator for Matte Tin (Sn)</td>
</tr>
<tr>
<td>*</td>
<td>This package is Pb-free. The Pb-free JEDEC designator (☑️️️️️️️️) can be found on the outer packaging for this package.</td>
</tr>
</tbody>
</table>

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.
14.2 Package Details

The following sections give the technical details of the packages.

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging
14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>N</td>
</tr>
<tr>
<td>Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
</tr>
<tr>
<td>Molded Package Length</td>
<td>D</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
</tr>
<tr>
<td>Footprint</td>
<td>L1</td>
</tr>
<tr>
<td>Foot Angle</td>
<td></td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
</tr>
<tr>
<td>Lead Width</td>
<td>b</td>
</tr>
</tbody>
</table>

Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2
14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

---

**RECOMMENDED LAND PATTERN**

---

<table>
<thead>
<tr>
<th>Units</th>
<th>Dimension Limits</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>MIN</td>
</tr>
<tr>
<td>Contact Pitch</td>
<td>E</td>
<td>0.65 BSC</td>
</tr>
<tr>
<td>Contact Pad Spacing</td>
<td>C1</td>
<td>5.90</td>
</tr>
<tr>
<td>Contact Pad Width (X14)</td>
<td>X1</td>
<td>0.45</td>
</tr>
<tr>
<td>Contact Pad Length (X14)</td>
<td>Y1</td>
<td>1.45</td>
</tr>
<tr>
<td>Distance Between Pads</td>
<td>G</td>
<td>0.20</td>
</tr>
</tbody>
</table>

**Notes:**
1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A
APPENDIX A: DATA SHEET

REVISION HISTORY

Revision A (05/2012)
Initial release.

Revision B (01/2015)
Updated Register 8-1 and Table 9-3; Other minor corrections.
THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user’s guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip’s customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under “Support”, click on “Customer Change Notification” and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

**Technical support is available through the web site at:** http://microchip.com/support
PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>[X] (1)</th>
<th>-</th>
<th>X</th>
<th>/XX</th>
<th>XXX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td>Tape and Reel Option</td>
<td>Temperature Range</td>
<td>Package</td>
<td>Pattern</td>
<td></td>
</tr>
<tr>
<td>PIC12F529T39A</td>
<td>Blank = Standard packaging (tube or tray)</td>
<td>I = -40°C to +85°C (Industrial)</td>
<td>ST = TSSOP</td>
<td>QTP, SQTP, Code or Special Requirements (blank otherwise)</td>
<td></td>
</tr>
</tbody>
</table>

Examples:

a) PIC12F529T39AT - I/ST 301
   Tape and Reel, Industrial temperature, TSSOP package
   QTP pattern #301

Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademark

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC® logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQR, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2012-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63276-934-3

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV

ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KelaLoc® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
## AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
http://www.microchip.com/support  
Web Address:  
www.microchip.com

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Austin, TX**  
Tel: 512-257-3370

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 773-285-0071  
Fax: 773-285-0075

**Cleveland**  
Independence, OH  
Tel: 216-447-0084  
Fax: 216-447-0083

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Novi, MI  
Tel: 480-792-7200  
Fax: 774-760-0087

**Houston, TX**  
Tel: 281-894-5983

**Indianapolis**  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**New York, NY**  
Tel: 631-435-6000

**San Jose, CA**  
Tel: 408-735-9110

**Canada - Toronto**  
Tel: 905-673-0699  
Fax: 905-673-6509

## ASIA/PACIFIC

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2943-5100  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Chongqing**  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

**China - Hangzhou**  
Tel: 86-571-8792-8115  
Fax: 86-571-8792-8116

**China - Hong Kong SAR**  
Tel: 852-2943-5100  
Fax: 852-2401-3431

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**  
Tel: 86-755-8664-2200  
Fax: 86-755-8203-1760

**China - Wuhan**  
Tel: 86-71-5980-5300  
Fax: 86-71-5980-5118

**China - Xian**  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2390130

**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049

## ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-3019-1500

**Japan - Osaka**  
Tel: 81-6-6152-7160  
Fax: 81-6-6152-9310

**Japan - Tokyo**  
Tel: 81-3-6880-3770  
Fax: 81-3-6880-3771

**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068

**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-5778-366  
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**  
Tel: 886-7-213-7830

**Taiwan - Taipei**  
Tel: 886-2-2508-8600  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

## EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Dusseldorf**  
Tel: 49-211-3766400

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Germany - Pforzheim**  
Tel: 49-7231-24750

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Italy - Venice**  
Tel: 39-049-7625286

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Poland - Warsaw**  
Tel: 48-22-3325737

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**Sweden - Stockholm**  
Tel: 46-8-5090-4654

**UK - Wokingham**  
Tel: 44-118-921-5800  
Fax: 44-118-921-5820

03/25/14