Section 54. Direct Memory Access Controller (DMA)

HIGHLIGHTS
This section of the manual contains the following major topics:

54.1 Introduction ............................................................................................................... 54-2
54.2 Registers.................................................................................................................. 54-4
54.3 Data Transfers Options ............................................................................................ 54-8
54.4 Channel Priority and Priority Schemes ................................................................. 54-16
54.5 DMA Interrupts ...................................................................................................... 54-17
54.6 Examples of DMA Operations .............................................................................. 54-19
54.7 Operation During Sleep and Idle Modes ............................................................ 54-21
54.8 Effects of a Reset .................................................................................................. 54-21
54.9 Register Map ........................................................................................................... 54-22
54.10 Related Application Notes ................................................................................... 54-23
54.11 Revision History .................................................................................................. 54-24
54.1 INTRODUCTION

The Direct Memory Access Controller (DMA) is designed to service high-data-throughput peripherals operating on the SFR bus, allowing them to access data memory directly and eliminating the need for CPU-intensive management. By allowing these data-intensive peripherals to share their own data path, the main data bus is also off-loaded, resulting in additional power savings.

The DMA Controller has these features:
- Multiple independent and independently-programmable channels
- Concurrent operation with the CPU (no DMA-caused wait states)
- DMA bus arbitration
- Five Programmable address modes
- Four Programmable transfer modes
- Four Flexible internal data transfer modes
- Byte or word support for data transfer
- 16-bit source and destination address register for each channel, dynamically updated and reloadable
- 16-bit transaction count register, dynamically updated and reloadable
- Upper and lower address limit registers
- Counter half-full level interrupt
- Software-triggered transfer
- Null-write mode for symmetric buffer operations

54.1.1 Organization

Conceptually, the DMA Controller functions both as a peripheral and a direct extension of the CPU. It is located on the microcontroller data bus between the CPU and DMA-enabled peripherals, with direct access to SRAM (Figure 54-1). This partitions the SFR bus into two buses, allowing the DMA Controller access to the DMA-capable peripherals located on the new DMA SFR bus. This also lowers bus loading for less power consumption per access.

The controller serves as a master device on the DMA SFR bus, controlling data flow from DMA-capable peripherals. It also monitors CPU instruction processing directly, allowing it to be aware of when the CPU requires access to peripherals on the DMA bus, and automatically relinquishing control to the CPU as needed. When the CPU is servicing peripherals that are not on the DMA bus, the DMA controller is free to service peripherals on the DMA bus while the CPU is performing its operations. In this way, the effective bandwidth for handling data is increased; at the same time, DMA operations can proceed without causing a processor stall. Because of its direct monitoring of CPU execution, the DMA controller is essentially transparent to the user.

Figure 54-1: DMA Functional Block Diagram
The DMA Controller itself is composed of multiple independent DMA channel controllers, or simply channels (Figure 54-2). Each channel can be independently programmed to transfer data between different areas of the data RAM, move data between single or multiple addresses, use a wide range of hardware triggers to initiate transfers, and conduct programmed transactions once or many times. Multiple channels may even be programmed to work together, in order to carry out more complex data transfers without CPU intervention. The number of channels present depends on the specific device family; refer to the device data sheet for more information.

The top-level Controller sets the boundary addresses for all DMA operations, regardless of the channel. It also arbitrates data bus access between the channels based on a user-selectable priority scheme, and determines how DMA will operate in power-saving modes.

Figure 54-2: DMA Functional Block Diagram
54.2 REGISTERS

The DMA Controller uses a number of registers to control its operation. The number of registers depends on the number of channels implemented for a particular device.

There are always four module-level registers (one control and three buffer/address):

- DMACON: DMA Control Register
- DMAH and DMAL: High and Low Address Limit Registers
- DMABUF: DMA Data Buffer

Each of the DMA channels implements five registers (two control and three buffer/address):

- DMACHn: DMA Channel Control Register
- DMAINTn: DMA Channel Interrupt Control Register
- DMASRCn: Data Source Address Pointer for Channel n
- DMADSTn: Data Destination Source for Channel n
- DMACNTn: Transaction Counter for Channel n

For a complete implementation of the DMA Controller with 16 channels, there are a total of 84 registers. In the simplest case of one channel, there are nine. All registers are mapped in the data memory space, and can be read or written to directly.

54.2.1 Module Registers

The DMACON register (Register 54-1) controls overall operation of the DMA engine. Aside from turning the controller on, this register determines the priority scheme for scanning DMA channels.

The DMAH and DMAL registers store the 16-bit address of the upper and lower address boundaries for all DMA operations (both read and write). Exceeding these boundaries will cause a DMA Address Limit interrupt.

The DMABUF register is a 16-bit buffer for data being moved between addresses in a DMA operation. All data being transferred passes through DMABUF.

54.2.2 Channel Registers

The DMACHn and DMAINTn registers (Register 54-2 and Register 54-3) control the operations of each DMA channel. DMACHn enables the individual channels and configures the mode of data transfer. DMAINTn selects the peripheral module that is the source or destination for data, determines the configuration of DMA event interrupts for the channel, and contains the event interrupt flags. One DMACHn register and one DMAINTn register is provided for each implemented channel.

The DMASRCn and DMADSTn registers serve as 16-bit Address Pointers for the source and destination of the data to be moved. In some data transfer modes, they may also serve as an address offset for indirect addressing, or the base address for a range of addresses.

The DMACNTn register tracks either the number of individual data transfers (words or bytes, depending on the mode) to be moved during a DMA transaction, or the number of DMA triggers per transaction. It functions as a countdown register; that is, each transfer decrements its value, with operations continuing until the value reaches 0000h. Its Reset value on device Reset or channel re-initialization is 0001h.

One of each register (DMASRC, DMADST and DMACNT) is implemented for each channel.
## Section 54. Direct Memory Access Controller (DMA)

### Register 54-1: DMACON: DMA Engine Control Register

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>DMAEN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bit 15</td>
</tr>
<tr>
<td>bit 15</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bit 8</td>
</tr>
<tr>
<td>U-0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PRSSEL</td>
</tr>
<tr>
<td>bit 7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bit 0</td>
</tr>
</tbody>
</table>

**Legend:**
- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as ‘0’
- -n = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- x = Bit is unknown

- **bit 15**: DMAEN: DMA Module Enable bit
  - 1 = Enables module
  - 0 = Disables module and terminates all active DMA operation(s)

- **bit 14-1**: Unimplemented: Read as ‘0’

- **bit 0**: PRSSEL: Channel Priority Scheme Selection bit
  - 1 = Round-robin scheme
  - 0 = Fixed priority scheme
Register 54-2: DMACHn: DMA Channel n Control Register

| bit 15-13 | Unimplemented: Read as ‘0’ |
| bit 12    | Reserved: Maintain as ‘0’ |
| bit 11    | Unimplemented: Read as ‘0’ |
| bit 10    | NULLW: Null Write Mode bit |
|          | 1 = A dummy write is initiated to DMASRC for every write to DMADST |
|          | 0 = No dummy write is initiated |
| bit 9     | RELOAD: Address and Count Reload bit(1) |
|          | 1 = DMASRC, DMADST and DMACNT registers are reloaded to their previous values upon the start of the next operation |
|          | 0 = DMASRC, DMADST and DMACNT are not reloaded on the start of the next operation(2) |
| bit 8     | CHREQ: DMA Channel Software Request bit(3) |
|          | 1 = A DMA request is initiated by software; automatically cleared upon completion of a DMA transfer |
|          | 0 = No DMA request is pending |
| bit 7-6   | SAMODE<1:0>: Source Address Mode Selection bits |
|          | 11 = DMASRC is used in Peripheral Indirect Addressing and remains unchanged |
|          | 10 = DMASRC is decremented based on SIZE bit after a transfer completion |
|          | 01 = DMASRC is incremented based on SIZE bit after a transfer completion |
|          | 00 = DMASRC remains unchanged after a transfer completion |
| bit 5-4   | DAMODE<1:0>: Destination Address Mode Selection bits |
|          | 11 = DMADST is used in Peripheral Indirect Addressing and remains unchanged |
|          | 10 = DMADST is decremented based on SIZE bit after a transfer completion |
|          | 01 = DMADST is incremented based on SIZE bit after a transfer completion |
|          | 00 = DMADST remains unchanged after a transfer completion |
| bit 3-2   | TRMODE<1:0>: Transfer Mode Selection bits |
|          | 11 = Repeated Continuous |
|          | 10 = Continuous |
|          | 01 = Repeated One-Shot |
|          | 00 = One-Shot |
| bit 1     | SIZE: Data Size Selection bit |
|          | 1 = Byte (8-bit) |
|          | 0 = Word (16-bit) |
| bit 0     | CHEN: DMA Channel Enable bit |
|          | 1 = The corresponding channel is enabled |
|          | 0 = The corresponding channel is disabled |

**Legend:**

- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **’1’** = Bit is set
- **’0’** = Bit is cleared
- **x** = Bit is unknown

**Note 1:** Only the original DMACNT is required to be stored to recover the original DMASRC and DMADST.

**Note 2:** DMASRC, DMADST and DMACNT are always reloaded in Repeated mode transfers (DMACHn<2> = 1), regardless of the state of the RELOAD bit.

**Note 3:** The number of transfers executed while CHREQ is set depends on the configuration of TRMODE<1:0>.
### Register 54-3: DMAINTn: DMA Channel n Interrupt Register

<table>
<thead>
<tr>
<th>R-0</th>
<th>U-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>DBUFWF(^{(1)})</td>
<td>—</td>
<td>CHSEL5</td>
<td>CHSEL4</td>
<td>CHSEL3</td>
<td>CHSEL2</td>
<td>CHSEL1</td>
<td>CHSEL0</td>
</tr>
</tbody>
</table>

**bit 15**

*DBUFWF: Buffered Data Write Flag bit\(^{(1)}\)*

1 = The content of the DMA buffer has not been written to the location specified in DMADST, or DMASRC in Null Write mode

0 = The content of the DMA buffer has been written to the location specified in DMADST, or DMASRC in Null Write mode

**bit 14**

*Unimplemented: Read as ‘0’*

**bit 13-8**

*CHSEL<5:0>: DMA Channel Trigger Selection bits*

These bits select one of 64 possible DMA triggers to be connected to the channel’s input. Generally, these are the device-level interrupts; the list of triggers corresponds to the reverse-order natural-priority interrupt list. Refer to the specific device data sheet for the mapping of bit values to peripherals.

**bit 7**

*HIGHIF: DMA High Address Limit Interrupt Flag bit\(^{(1,2)}\)*

1 = The DMA channel has attempted to access an address higher than DMAH, or the upper limit of the data RAM space.

0 = The DMA channel has not invoked the high address limit interrupt.

**bit 6**

*LOWIF: DMA Low Address Limit Interrupt Flag bit\(^{(1,2)}\)*

1 = The DMA channel has attempted to access the DMA SFR address lower than DMAL, but above the SFR range (07FFh)

0 = The DMA channel has not invoked the low address limit interrupt.

**bit 5**

*DONEIF: DMA Complete Operation Interrupt Flag bit\(^{(1)}\)*

If CHEN = 1:

1 = The previous DMA session has ended with completion

0 = The current DMA session has not yet completed

If CHEN = 0:

1 = The previous DMA session has ended without completion

0 = The previous DMA session has ended with completion

**bit 4**

*HALFIF: DMA 50% Water Mark Level Interrupt Flag bit\(^{(1)}\)*

1 = DMACNT has reached the halfway point to 0000h

0 = DMACNT has not reached the halfway point

**bit 3**

*OVRUNIF: DMA Channel Overrun Flag bit\(^{(1)}\)*

1 = The DMA channel is triggered while it is still completing the operation based the previous trigger

0 = The overrun condition has not occurred

**bit 2-1**

*Unimplemented: Read as ‘0’*

**bit 0**

*HALFEN: Halfway Completion Water Mark bit*

1 = Interrupts are invoked when DMACNT has reached its halfway point and at completion

0 = An interrupt is invoked only at the completion of the transfer

**Note 1:** Setting these flags in software does not generate an interrupt.

2: Testing for address limit violations (DMASRC or DMADST is either greater than DMAH or less than DMAL) is NOT done before the actual access.
54.3 DATA TRANSFERS OPTIONS

The DMA controller transfers data from a source address (DMASRCn) to a destination address (DMADSTn) upon the receipt of a hardware trigger. The transfer occurs as a two-step process: a read from a transfer of data from the source address to the DMA buffer DMABUF, followed immediately by a write from DMABUF to the destination address. The controller then determines if the operation on this channel has been completed. The active DMA channel may assert an interrupt to indicate the end of a transfer, and/or the status of a transfer in progress.

Each channel of the DMA controller can be independently programmed to move data between the data RAM and peripherals (i.e., the SFR area), between peripherals, or between areas of data RAM. Transactions can be single occurrences, repeated single occurrences, or continuous, based on an event trigger and/or the channel transaction counter. The source and destination address registers can be independently programmed to increment, decrement, or remain unchanged during transactions.

54.3.1 Data Size

The DMA controller can handle both byte and word (16-bit) transactions. Each DMA channel is individually configurable for the data size to be used with the SIZE bit (DMACHn<1>). By default (SIZE = 0), the channel is configured for word-size transactions.

Since the PIC24 data RAM address space is both word-oriented and byte-addressable, byte transfers are accommodated through bit 0 of the address; when bit 0 is ‘0’, the lower byte is addressed, while the upper byte is addressed when bit 0 is ‘1’.

By default, DMASRCn and DMADSTn maintain bit 0 as ‘0’ to maintain word-aligned addresses, and increment address from bit 1. When the byte data size is selected (SIZE = 1), DMASRCn and DMADSTn are incremented or decremented through bit 0.

DMACNTn is also decremented by 1 through bit 0, regardless of the data size. When DMACNTn is being used to track the number of transfers, the SIZE bit also indicates whether bytes or words are being counted.

54.3.2 Trigger Sources

Each DMA channel can select from up to 64 hardware triggers to initiate a DMA transfer. The trigger sources are generally the device-level interrupts from peripheral modules, as well as the external interrupts and interrupt-on-change sources. The CHSEL<5:0> bits (DMAINn<13:8>) select which interrupt (and thus module) is used as a trigger for a particular DMA channel. Refer to the specific device data sheet for a specific list of available triggers. The CHSEL bits may changed at any time, in order to select another module to service. However, it is not recommended to make a change while the associated DMA channel is in operation.

A DMA channel can be configured to service any memory-mapped peripheral, regardless of the trigger’s origin. This is because the trigger (interrupt) source is independent of the DMA Source and Destination addresses. For example, a DMA channel configured to respond to the INT0 interrupt could be used to move data into or out of a UART FIFO. In most cases, it makes more sense to use a peripheral’s own interrupt before performing a data transfer. However, there are also many cases where it is desirable to use one peripheral interrupt to perform a DMA operation on another peripheral—perhaps even another DMA channel. Examples of such operations are provided in Section 54.6 “Examples of DMA Operations”.

In addition, a DMA channel may be triggered in software by setting the CHREQ bit (DMACHn<8>). This allows for an application to use the DMA controller to move data directly, without having to wait for a hardware interrupt. CHREQ is also set when a hardware trigger occurs.
54.3.3 Types of Data Transfers

All DMA transactions occur solely within the data RAM address space. In the least-restricted case, all data RAM addresses are available to the DMA controller; this includes the entire SFR space, and (by extension) all peripherals. As defined by the source and destination, there are four types of DMA data transfer (Figure 54-3):

- Peripheral to Memory (Receive)
- Memory to Peripheral (Transmit)
- Memory to Memory
- Peripheral to Peripheral

Figure 54-3: Types of DMA Data Transfers

Note: Relative sizes of memory areas are not shown to scale.
54.3.3.1 PERIPHERAL TO MEMORY (RECEIVE)

If a source address register is programmed with an SFR address while the destination register contains a data RAM address, the controller will read from the peripheral module being serviced and write the retrieved data content to the specified location in data RAM. This access variable is most suitable for the peripheral modules configured to receive data, such as a UART or SPI module.

54.3.3.2 MEMORY TO PERIPHERAL (TRANSMIT)

If the source address register is programmed with a data RAM address and the destination address register contains a peripheral (SFR) address, the controller is forced to read from the RAM and write to the SFR when triggered. This makes this type of data flow most suitable to support the peripheral modules configured to transmit data, such as a serial communication module.

54.3.3.3 PERIPHERAL TO PERIPHERAL

Data can also be moved between two peripherals by programming the selected pair of source and destination address registers with the SFR addresses of the data buffers for the peripherals. In this case, data RAM memory bandwidth is not required.

54.3.3.4 MEMORY TO MEMORY

If data relocation within RAM is required, the source and destination address registers for any channel can simply be programmed with the desired RAM memory locations. Obviously, this type of access does not require access to any peripheral; however, the trigger from any of the peripherals can be used to initiate the transfer.

54.3.3.5 DMAH AND DMAL REGISTERS

While the 16-bit DMASRC and DMADST registers allow access to the entire data RAM space, there may be circumstances where it is desirable to limit DMA operations to a much narrower range. This may be required for many reasons; for example, to protect program variables or a software stack.

The DMAH and DMAL registers allow the user to set the upper and lower address limits for DMA operations in the data RAM space above the SFR space (i.e., addresses greater than 0800h). All DMA channels are restricted to the address range set by DMAH and DMAL. Any DMA operations that attempt to access addresses above DMAH will cause a DMAH interrupt and terminate the transaction in progress. Similarly, operations that attempt to access below DMAL, but above the end of SFR space (i.e., between 0800h and DMAL) will cause a DMAL interrupt and terminate the transaction in progress.

54.3.3.6 BUFFER DATA WRITE BIT

The DBUFWF bit (DMAINTn<15>) indicates whether buffered data in DMABUF has been stored into the specified destination location. It serves as a protection against data loss due to unexpected termination of the active DMA operation. For example, if the user decides to stop the DMA operation that happens to be between load and store, the buffered data in DMABUF will not reach its destination. The user can examine this bit to see if the buffered data still needs to be stored at the specified destination location.

Table 54-1 summarizes the behavior of DBUFWF in various modes of operation.

<table>
<thead>
<tr>
<th>DBUFWF Status</th>
<th>Operation Status</th>
<th>Repeated One Shot</th>
<th>Repeated Continuous</th>
<th>Null Write</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>After Loading DMABUF</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>After Writing to [DMADST]</td>
<td></td>
<td>After Writing to [DMASRC]</td>
<td></td>
</tr>
</tbody>
</table>
54.3.4 Data Transfer Modes

Data transfers are also defined by how the transaction is structured: the number of data transfers that can occur per trigger event, how events are counted, and if the event repeats. The DMA controller defines four transfer modes, which encompass all of these features:

- One-Shot
- Repeated One-Shot
- Continuous
- Repeated Continuous

The transfer mode is defined by the TRMODE bits (DMACHn<3:2>). In addition, the RELOAD bit (DMACHn<15>) can modify the behavior of some modes.

54.3.4.1 COMMON TRANSFER MODE SEQUENCE

Regardless of the transfer mode, all DMA transfers follow the same basic sequence:

1. Upon the receipt of a DMA trigger or the setting of the CHREQ bit (DMACHn<8>), data is loaded into DMABUF from the location addressed by DMASRC, then stored in the location addressed by DMADST.
2. Following the transaction, DMASRC and DMADST are updated appropriately; one or both may be incremented or decremented, depending on the channel’s configuration (see Section 54.3.5 “Addressing Modes” for additional information). At the same time, DMACNT is decremented by one.
3. The module tests for any DMA interrupt conditions. If an interrupt condition has occurred, the DMAINT register flags are updated accordingly:
   a) If a DMA interrupt has occurred, all modes continue to step 4.
   b) If an interrupt has not occurred, all modes return to step 1. In One Shot mode, the controller waits for the next trigger. In Continuous mode, the controller repeats the cycle continuously until a DMA interrupt occurs.
4. If DMACNT has decremented to zero:
   a) The values of DMASRC, DMADST and DMACNT are reloaded and the sequence repeats from step 1 (all Repeated modes).
   b) The CHEN bit (DMACHn<0>) is cleared and the channel is disabled (One Shot and Continuous modes).
5. If DMACNT has not decremented to zero, the controller checks for a memory address boundary violation of DMAL or DMAH:
   a) If one of the boundaries has been crossed, the CHEN bit is cleared and the channel is disabled.
   b) If there is no boundary violation, the controller returns to step 1. For both One Shot modes, the controller waits for the next trigger. For both Continuous modes, the controller proceeds to performing the next data transfer.

The four data transfer modes differ in the number of data transfers that can take place with a single trigger, and how the DMACNT register behaves. The common logic flow for all data transfer modes is illustrated in the flow chart in Figure 54-4. The differences between the modes are summarized in Table 54-2.

<table>
<thead>
<tr>
<th>Table 54-2: Comparison of DMA Data Transfer Modes</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Transfer Mode</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>One-Shot</td>
</tr>
<tr>
<td>Repeated One-Shot</td>
</tr>
<tr>
<td>Continuous</td>
</tr>
<tr>
<td>Repeated Continuous</td>
</tr>
</tbody>
</table>
Figure 54-4: Common Logic Flow for Data Transfer Modes

Legend:
- **One-Shot Modes**: One-Shot and Repeated One-Shot
- **Continuous Modes**: Continuous and Repeated Continuous
- **Repeated Modes**: Repeated One-Shot and Repeated Continuous
54.3.4.2 ONE-SHOT MODE

In One-Shot mode (TRMODE<1:0> = 00), a single transfer (from DMASRCn to DMADSTn) is performed for each trigger event. By default, the Reset value of DMACNTn is 0001h. When a single One-Shot transfer occurs, DMACNTn is decremented to 0000h; this disables the channel, and requires the channel to be re-enabled to perform the next transaction. Of course, it is also possible to store a larger value in DMACNTn, and then conduct a defined number of One-Shot transfers.

54.3.4.3 REPEATED ONE-SHOT MODE

In Repeated One-Shot mode (TRMODE<1:0> = 01), single transfers occurs repeatedly as long as triggers are being provided, or CHREQ is set. Each time a trigger occurs or CHREQ is set, DMACNTn is decremented. In this case, however, the channel is not disabled when DMACNTn reaches 0000h. Instead, the original values of DMASRCn, DMADSTn and DMACNTn are reloaded, and the entire cycle starts again on the next trigger. To end the sequence, the channel must be disabled by disabling the trigger source, or clearing the CHEN bit in software.

54.3.4.4 CONTINUOUS MODE

In Continuous mode (TRMODE<1:0> = 10), a single trigger starts a sequence of back-to-back transfers; these continue with each transfer decrementing DMACNTn until it reaches 0000h. At this point, like One-Shot mode, the channel is disabled.

One-Shot and Continuous modes are similar, in that each mode performs a certain number of transfers for one time. The difference is that One-Shot mode requires a trigger for each transfer, while Continuous mode allows many transfers for each trigger. In addition, DMACNTn is controlled by the number of individual transactions, not the number of triggers.

54.3.4.5 REPEATED CONTINUOUS MODE

Repeated Continuous mode (TRMODE<1:0> = 11) can be thought of as a combination of Continuous and Repeated One-Shot modes; data transfers keep occurring as long as triggers are provided, and multiple transfers can occur with each trigger. Like Continuous mode, each transfer decrements DMACNTn. When it reaches 0000h, the address and count registers are reloaded, and the process is repeated.

Like Continuous mode, ending the sequence requires disabling the channel, either by disabling the trigger source, or clearing the CHEN bit in software.

54.3.4.6 ADDRESS AND COUNT RELOAD

Although the Repeated modes explicitly include it, all of the transfer modes allow the automatic re-use of the initial Source and Destination addresses and transaction counts for multiple operations. Setting the RELOAD bit (DMACHn<9>) allows the values of DMASRCn, DMADSTn and DMACNTn to be restored for the next DMA operation. This causes the registers to be reloaded in One-Shot and Continuous modes after a transfer operation is complete and the channel is re-enabled. Address and transaction count reloading is automatic in Repeated One-Shot and Repeated Continuous modes.

DMACNTn also has its value reloaded after it has been decremented to 0000h, regardless of the setting of the RELOAD or TRMODE bits. The only exception is if the channel is stopped in mid-operation and restarted later.

Table 54-3 shows the effect of RELOAD on DMASRCn, DMADSTn and DMACNTn for the data transfer modes.

<table>
<thead>
<tr>
<th>RELOAD bit</th>
<th>DMACHn&lt;2&gt;</th>
<th>DMASRCn</th>
<th>DMADSTn</th>
<th>DMACNTn</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>x</td>
<td>Reloaded</td>
<td>Reloaded</td>
<td>Reloaded</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>Not Reloaded</td>
<td>Not Reloaded</td>
<td>Reloaded(1)</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>Not Reloaded</td>
<td>Not Reloaded</td>
<td>Not Reloaded</td>
</tr>
</tbody>
</table>

Note 1: The reload only happens after DMACNTn has decremented to zero. No reload occurs if the channel is stopped and later resumed.
54.3.5 Addressing Modes

Following each transfer, the DMASRCn and DMADSTn registers may be automatically updated by the channel. This potentially allows the channel to move data between multiple locations without the need for user intervention. Automatic address updating is controlled by the SAMODE and DAMODE bits (DMACNn<7,6> and <5,4>).

The combination of the different address update options (fixed, increment, decrement, or external index) provide five supported addressing modes:

- Fixed to Fixed
- Fixed to Block
- Block to Fixed
- Block to Block
- Peripheral Indirect Addressing (select devices only)

Table 54-4 shows the address modes and the various SAMODE and DAMODE combinations.

<table>
<thead>
<tr>
<th>Mode</th>
<th>SAMODE&lt;1:0&gt;</th>
<th>DAMODE&lt;1:0&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fixed to Fixed</td>
<td>00</td>
<td>00</td>
</tr>
<tr>
<td>Fixed to Block (Address Increment)</td>
<td>00</td>
<td>01</td>
</tr>
<tr>
<td>Fixed to Block (Address decrement)</td>
<td>00</td>
<td>10</td>
</tr>
<tr>
<td>Block to Fixed (Address Increment)</td>
<td>01</td>
<td>00</td>
</tr>
<tr>
<td>Block to Fixed (Address decrement)</td>
<td>10</td>
<td>00</td>
</tr>
<tr>
<td>Block to Block (Address Increment)</td>
<td>01</td>
<td>01</td>
</tr>
<tr>
<td>Block to Block (Address decrement)</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>Peripheral Index addressing</td>
<td>11</td>
<td>11</td>
</tr>
</tbody>
</table>

Note 1: The Increment and decrement of the address will be based on the SIZE value.

54.3.5.1 FIXED TO FIXED

Fixed to Fixed mode is set by configuring SAMODE<1:0> and DAMODE<1:0> to ‘00’. In this mode, the Source and Destination address remain the same after each transaction. This mode is suited for One-Shot transfers of a single byte or word of data between two fixed addresses.

54.3.5.2 FIXED TO BLOCK

In Fixed to Block mode, the Source Address remains unchanged throughout the transfer, but the Destination address is incremented or decremented (depending on the DAMODE setting). This works well for receiving data from the single-word buffer of a serial communication peripheral, and filling a block of addresses designated as a buffer.

54.3.5.3 BLOCK TO FIXED

In Block to Fixed mode, the Source address is incremented or decremented throughout the transfer (depending on the SAMODE setting) while the Destination address remains unchanged. This is well-suited for moving a packet of data to be transmitted into the single-word transmit buffer of a serial communication peripheral.

54.3.5.4 BLOCK TO BLOCK

In Block to Block mode, both the Source and Destination addresses increment or decrement (depending on the SAMODE and DAMODE setting) throughout the transfer. This mode is useful for copying a block of data from one part of the data RAM to another.
54.3.5.5 PERIPHERAL INDIRECT ADDRESSING

Peripheral Indirect Addressing (PIA) is a special auto-incrementing mode for the transfer of data to and from a multilevel peripheral buffer. This mode is only available for specific peripherals designed with its use in mind. Refer to the specific device data sheet to verify if it possesses PIA-capable peripherals.

PIA mode is enabled when either SAMODE or DAMODE are set to ‘11’. When selected, the PIA-enabled peripheral generates a short indirect address (IA) (size defined by the peripheral) to the DMA channel. The IA is logically ORed with either the contents of DMASRCn and/or DMADSTn to define a specific address for the peripheral inside the DMA address space. If SAMODE<1:0> = 11, DMASRCn is used as the base address for the actual source address in the transfer. Similarly, if DAMODE<1:0> = 11, DMADSTn is used as the base destination address.

The peripheral manages the IA, incrementing or decrementing it as the peripheral directs. This generates a limited-size, and generally circular, buffer within the DMA address space. For example, a 4-bit IA provided by the peripheral will be able to access a 16-byte buffer, starting at the address defined by the contents of DMASRCn or DMADSTn. Buffers, therefore, cannot cross the boundaries by the DMASRC or DMADST register and the maximum PA value, and will always wrap accordingly.

Note that the actual indirect source and destination addresses to be read from and written to are not stored in DMASRCn or DMADSTn, or in any other register. To ensure the full range of address values, the user must be sure the Least Significant bits (LSb) of the source or destination registers corresponding to the PIA are always ‘0’s.

Figure 54-5 shows how PIA mode uses DMASRC and DMADST to create the actual source and destination addresses. In this instance, DMASRC contains a base source address of 0500h, while DMADST contains a base address of 1500h. Note that these addresses are arbitrary; in real applications, PIA mode permits any type of data transfer between peripherals and memory.

![Figure 54-5: Source and Destination Address Calculation in Peripheral Indirect Addressing](image-url)
54.3.6 Null Write Mode

By default, DMA transfer operate in only one direction: from the Source address to the Destination address. However, some communication protocols require symmetrical buffer accesses; that is, for every read operation performed on a buffer, there must be an accompanying writer operation. An example of this requirement occurs with the SPI module operating in Master mode.

The Null Write mode is designed to satisfy this requirement. This mode works by transferring data from the address in DMASRC to the address in DMADST, like any other DMA operation. Once this is done, however, the transferred data that is still stored in DMABUF is written back to the address specified by DMASRC. The writeback occurs before the DMA proceeds to its next transfer. A typical example of this is shown in Figure 54-6.

Null Write mode is enabled by setting the NULLW bit (DMACHn<15>).

Figure 54-6: Null Write Mode Transfer (Peripheral-to-Memory Example)

1. Data at address designated by DMASRCn is transferred into DMABUF.
2. Data in DMABUF is copied to address designated by DMADSTn.
3. The same data in DMABUF is also written back to the address designated by DMASRCn.

54.4 CHANNEL PRIORITY AND PRIORITY SCHEMES

While DMA channels can function independently to service different peripherals at the same time, they are still limited by the presence of a single DMA data bus and a single data channel to RAM. When two or more channels request the DMA controller to handle a data transfer at the same time, the controller arbitrates the requests and decides which channel receives priority. The controller uses two defined arbitration schemes to assign channel priority: Fixed, and Round-Robin. The PRSSEL bit (DMACON<0>) determines the scheme to be used.

In the Round-Robin scheme (DMACON<0> = 1), the controller starts by giving Channel 0 preference in any data transfer conflicts. For each successive transfer conflict, the next higher channel receives preference, continuing as a cycle through all the channels. If the channel that has priority does not make a request at that time, it is skipped for the next channel in the cycle.
As an example, if Channels 0, 1 and 2 all simultaneously request a data transfer, Channel 0 is serviced; Channels 1 and 2 are then serviced in that order. During the next service request, any request from Channel 1 will receive preference; Channel 2 will receive preference in the following round. Any subsequent transfer requests from Channel 0 will be ignored until all the other channels have received priority once. Typical examples of Round-Robin arbitration are shown in Table 54-5.

**Table 54-5: Examples of Channel Access Using Round-Robin Priority Scheme**

<table>
<thead>
<tr>
<th>Requesting DMA Channel(s)</th>
<th>Channel Granted Priority</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>none</td>
<td>CH1</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>X</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

In contrast, the Fixed scheme (DMACON<0> = 0) always gives priority to the lowest requesting channel number. Using the previous example, if there are several sequential transfer requests involving Channel 0, Channel 0 will always receive preference over other channels. The Fixed priority scheme is the default. Typical examples are shown in Table 54-6.

**Table 54-6: Examples of Channel Access Using Fixed Priority Scheme**

<table>
<thead>
<tr>
<th>Requesting DMA Channel(s)</th>
<th>Channel Granted Priority</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>none</td>
<td>CH1</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>

### 54.5 DMA INTERRUPTS

Each DMA channel has its own set of five interrupt flags, used to indicate a range of conditions during and following data transfers. Setting any of these flags with an interrupt event causes the device-level DMA channel interrupt flag (DMAnIF) to be set. With one exception, these flags are always enabled and not configurable. The DMAnIE bits, located in the IECx interrupt registers, will determine if a device-level interrupt is actually generated.

Since any of the DMA channel's individual event flags can trigger a device-level interrupt for the channel, the user must include a method within the ISR to determine which flag triggered the interrupt.
54.5.1 DMA Completion Interrupt

The DONEIF bit (DMAINTn<5>) indicates the completion status of the last DMA operation. It is automatically set when DMACNTn decrements to 0000h in the course of a One-Shot or Continuous DMA transaction.

By also examining the corresponding CHEN bit (DMACHn<x>), it is possible to gain additional information on the status of the previous and current transactions. The possible interpretations are shown in Table 54-7.

Note that DONEIF remains cleared (= 0) when any Repeated Transfer modes are being used. This is because the address registers and transaction counters automatically reload and the transaction automatically repeats when DMACNTn decrements to 0000h. Repeated mode transfers must be terminated in software by clearing CHREQ.

Table 54-7: DMA Transaction Status

<table>
<thead>
<tr>
<th>Bit Status</th>
<th>DMA Transaction Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>DONEIF</td>
<td>CHEN</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

54.5.2 DMA Halfway Point Interrupt

The HALFIF interrupt flag (DMAINTn<4>) is an optional interrupt that indicates that the DMACNTn register is at the halfway point between its original programmed value and 0000h. This can be used with the DONEIF interrupt to monitor the progress of the DMA transfer.

When enabled, HALFIF is set only when DMACNTn reaches the halfway mark, but not thereafter. This results in a non-persistent interrupt. In Repeated modes, the DMA controller attempts to set HALFIF every time DMACNTn reaches the halfway point, whether or not the bit has been cleared. It is the user’s responsibility to clear the bit after it has been set.

Unlike the other DMA interrupts, the HALFIF interrupt must be enabled. The HALFEN bit (DMAINTn<0>) enables the halfway point interrupt.

54.5.3 Overrun Interrupt

When a DMA channel receives a trigger while its CHREQ bit is already set (either by software or another hardware trigger), an Overrun condition occurs. This condition indicates that the channel is being requested before its current transaction is finished. This implies that the active channel may not be able to keep up with the demands from the peripheral module being serviced, which may result in data loss. An Overrun condition causes the OVRUNIF flag (DMAINTn<3>) to be set.

Note that the OVRUNIF flag being set does not cause the current DMA operation to terminate. Therefore, the channel for which OVRUNIF is set does not need to be the active channel.

Setting the priority scheme correctly also helps to avoid overrun errors. For example, if one of the channels operates more frequently, a fixed priority scheme with that as the channel will help to reduce overrun interrupt.

54.5.4 DMA Address Limit Interrupts

The HIGHIF and LOWIF flags (DMAINTn<7,6>) indicate that a DMA operation has crossed the data RAM address boundaries set by the DMAH and DMAL registers. The flag is set on any operation that attempts to read data from, or write data to, an address outside of the DMA boundaries. An address limit interrupt also immediately terminates any DMA transaction in progress.
54.6  EXAMPLES OF DMA OPERATIONS

54.6.1  Basic Setup

To set up a DMA channel for any data transfer:

1. Enable the DMA Controller (DMAEN = 1), and select an appropriate channel priority scheme by setting or clearing PRSSEL.
2. Program DMAH and DMAL with appropriate upper and lower address boundaries for data RAM operations.
3. Select the DMA channel to be used and disable its operation (CHEN = 0).
4. Program the appropriate Source and Destination addresses for the transaction into the channel’s DMASRCn and DMADSTn registers. For PIA mode addressing, use the base address value.
5. Program the DMACNTn register for the number of triggers per transfer (One-Shot or Continuous modes), or the number of words (bytes) to be transferred (Repeated modes).
6. Set or clear the SIZE bit to select the data size.
7. Program the TRMODE bits to select the data transfer mode.
8. Program the SAMODE and DAMODE bits to select the addressing mode.
9. Enable the DMA channel by setting CHEN.
10. Enable the trigger source interrupt.

54.6.2  Standard Operation (Data Transfer)

A basic example of using the DMA Controller is moving a constant stream of data from a serial communication channel such as a UART, and buffering it in a location in data RAM until the CPU can process it. In this example, DMA0 is used to service the UART. It is configured as follows:

- DMA0 is configured to use the UART’s receive interrupt as a trigger.
- DMA0 is programmed to use a single source address; to auto-increment the destination address; and to use Repeated One-Shot Data Transfer mode.
- DMASRC0 is programmed with the address of the UART’s receive buffer; DMADST0 is programmed with an address in data RAM.
- DMACNT0 is programmed with 0015h.

In this configuration, the sequence of events is as follows:

1. When the UART triggers a receive interrupt, DMA0 transfers the data from the buffer to a data RAM location.
2. After the transfer, the destination address is incremented.
3. After 16 interrupts, DMACNT0 is decremented to 0000h. Because this is a Repeated mode transfer, the original values of DMADST0 and DMACNT0 are reloaded, and the cycle repeats.

This process allows the CPU to perform other tasks than buffering incoming serial data, and processes the data when it has the time. Because the DMA is overwriting the same 16 locations in memory, it is assumed that the CPU will be able to retrieve the fresh data first.

54.6.3  Nested Operation (Wait-State Generation)

DMA channels may be nested, using one channel to trigger another in performing a data transfer. When one of the microcontroller’s general purpose timers is included, it becomes possible to generate a fixed delay between a service request and the data transfer.

In this case, DMA0 and DMA1 are used to service a UART after a forced wait state. DMA channels 0 and 1 are pre-configured as follows:

- DMA channel 0 is configured to use the UART’s receive interrupt as a trigger.
- DMASRC0 is programmed with an address in data RAM; DMADST0 is programmed with the address of the T0CON register.
- DMA channel 1 is configured to use Timer0’s interrupt as a trigger.
- DMASRC1 is programmed with the address of the UART’s receive buffer; DMADST is programmed for the address of a destination in data RAM.
The sequence of events is as follows:
1. When the UART sends an interrupt, DMA0 transfers data into Timer0’s control register.
2. This causes Timer0 to count down once for a fixed interval (the wait state), then generate an interrupt.
3. When Timer0 sends its interrupt, DMA1 is triggered, and transfers data from the UART to data RAM.

Note that in this case, neither DMA channel was servicing the module from which it received its trigger.

54.6.4 Cascaded Operation (SPI Duplex Servicing)

Another method is to cascade two DMA channels together, allowing one to perform part of a function and then trigger a second channel to perform the other part. A good example is an SPI module operating in Slave mode. Using two cascaded DMA channels allows automatic duplex operation, alternately receiving and sending data without the CPU's intervention.

DMA0 (the Read Channel) and DMA1 (the Write Channel) are configured as follows:

- DMA0 is configured to use the SPI's transfer interrupt as the trigger; for Repeated One-Shot transfers; for a fixed source address, and a fixed destination address
- DMASCRO is programmed with the address of SPIBUF, while DMADST0 is programmed with a destination address in data RAM
- DMACNT0 is programmed with 0001h (its default)
- DMA1 is configured to use the DMA0 interrupt as the trigger; for Repeated One-Shot transfers; and for fixed source and destination addresses
- DMASCRO is programmed with a data source address in data RAM, while DMADST1 is programmed with the address of SPIBUF
- DMACNT1 is programmed with 0001h

The sequence of events is as follows:
1. When the SPI receives data, it causes an SPI transfer interrupt.
2. This triggers DMA0 to transfer the data from the SPI buffer into RAM; at the completion of the transfer, the DMA0 interrupt is triggered.
3. The DMA0 interrupt triggers DMA1 to move data out of the data RAM location into SPIBUF to be transmitted. The process ends at this point.

For simplicity, this example moves one word of data in and out of the SPI. By changing SAMODE and DAMODE for DMA0 and DMA1 respectively, and using different values for DMACNT, it is also possible to create multi-word buffers for larger duplex transactions.
54.7 OPERATION DURING SLEEP AND IDLE MODES

Although the DMA controller can be thought of as an extension of the CPU, it is treated as a peripheral when it comes to power-saving operations. Like other peripherals, the DMA controller also uses Peripheral Module Disable bits to further tailor its operation in low-power states.

54.7.1 Idle Mode

The DMA Controller does not support operation in Idle mode. Transactions in progress when Idle mode is invoked will be aborted.

If use of the DMA Controller is not optional, alternate strategies to reduce power consumption are available. For example, executing `NOP` instructions while the DMA Controller transfers data effectively powers down the program memory array, allowing for a significant power reduction. Other strategies may be available.

54.7.2 Sleep Mode

When the device enters Sleep mode, all clock sources to the module are shut down and stay at logic ‘0’. Any transfers in progress are aborted. The controller will not resume any partially completed transactions on exiting from Sleep mode.

Register contents are not affected by the device entering or leaving Sleep mode. It is recommended that DMA transactions be allowed to finish before entering Sleep mode.

54.7.3 Deep Sleep Modes

When the device enters any of the Deep Sleep modes, all clock sources to the DMA Controller are shut down. Any transfers in progress when a Deep Sleep mode is invoked are aborted. The controller will not resume any partially completed transactions on exiting from Deep Sleep mode.

In addition, register contents are affected when the device enters or exits Deep Sleep mode. The DMA Controller will need to be re-enabled.

It is recommended that DMA transactions be allowed to finish before entering any Deep Sleep mode.

54.7.4 VBAT Modes

The DMA Controller does not function whenever there is a loss of VDD; this includes VBAT modes. Any transfers in progress when VDD is lost are aborted.

In addition, register contents are affected whenever VDD is lost. The DMA Controller will need to be re-enabled.

54.7.5 Peripheral Module Disable (PMD) Register

The Peripheral Module Disable (PMD) registers provide a method to disable DMA channels by stopping all clock sources supplied to that channel. For efficient usage, each DMA PMD bit controls a block of up to four channels; for example, DMA0MD disables channels 0 through 3, DMA1MD disables channels 4 through 7, and so on. Setting a DMA PMD bit disables all channels in that block.

When all channels are disabled via their corresponding PMD control bits, the DMA controller is in a minimum power consumption state. The module-level registers (DMACON, DMABUF, DMAH and DMAL) remain active. However, the Control and STATUS registers associated with any disabled channels will be disabled, so writes to those registers will have no effect and read values will be invalid.

54.8 EFFECTS OF A RESET

A device Reset forces all registers to their Reset state. This forces the DMA controller and all channels to be turned off and any transfers in progress to be aborted. All buffer and address registers are initialized to 0000h.
### 54.9 REGISTER MAP

A summary of the registers associated with the PIC24F DMA Controller is provided in Table 54-8.

| File Name | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|------|
| DMACON    | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | R      | PRSSEL |
| DMABUF    |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |      |
| DMAH      |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |      |
| DMACH0    |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |      |
| DMAIN0    |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |      |
| DMASRC0   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |      |
| DMADST0   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |      |
| DMACNT0   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |      |
| DMACH1    |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |      |
| DMAIN1    |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |      |
| DMASRC1   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |      |
| DMADST1   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |      |
| DMACNT1   |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |      |
| DMACHx(1) |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |      |
| DMAINRx(1)|        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |      |
| DMASRCx(1)|        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |      |
| DMADSTx(1)|        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |      |
| DMACNTx(1)|        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |      |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** The number of available DMA channels is device dependent. Refer to the specific device data sheet for the exact number of DMA channels implemented.
54.10 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC24 Product Family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Direct Memory Access Controller (DMA) are:

<table>
<thead>
<tr>
<th>Title</th>
<th>Application Note #</th>
</tr>
</thead>
</table>

Note: Please visit the Microchip web site (www.microchip.com) for additional Application Notes and code examples for the PIC24 Family of devices.
54.11 REVISION HISTORY

Revision A (February 2011)

Original version of this chapter.
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks
The Microchip name and logo, the Microchip logo, dsPIC, KEELOG, KEELOG logo, MPLAB, PIC, PICmicro, PICSTART, PIC32 logo, rPIC and Uni/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICWorks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICKit, PICtail, REAL ICE, rLAb, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.


Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KeelLoc® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
<table>
<thead>
<tr>
<th>Country</th>
<th>Address</th>
<th>Phone 1</th>
<th>Phone 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Americas</td>
<td>Corporate Office</td>
<td>480-792-7200</td>
<td>480-792-7277</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Asia/Pacific</td>
<td>Asia Pacific Office</td>
<td>61-2-9868-6733</td>
<td>61-2-9868-6755</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Austria</td>
<td>Wels</td>
<td>43-7242-2244-39</td>
<td>43-7242-2244-393</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Belgium</td>
<td>Brussels</td>
<td>32-2-628-0070</td>
<td>32-2-628-0071</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Canada</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>China</td>
<td>Shanghai</td>
<td>86-21-5407-5533</td>
<td>86-21-5407-5066</td>
</tr>
<tr>
<td></td>
<td>Shenzhen</td>
<td>86-755-8203-2660</td>
<td>86-755-8203-1760</td>
</tr>
<tr>
<td></td>
<td>Wuhan</td>
<td>86-27-5980-5300</td>
<td>86-27-5980-5118</td>
</tr>
<tr>
<td></td>
<td>Xian</td>
<td>86-29-8833-7252</td>
<td>86-29-8833-7256</td>
</tr>
<tr>
<td></td>
<td>Xiamen</td>
<td>86-592-2388138</td>
<td>86-592-2388130</td>
</tr>
<tr>
<td></td>
<td>Zhumhai</td>
<td>86-756-3210040</td>
<td>86-756-3210049</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Denmark</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Germany</td>
<td>Munich</td>
<td>49-89-627-144-0</td>
<td>49-89-627-144-44</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Italy</td>
<td>Milan</td>
<td>39-0331-742611</td>
<td>39-0331-466781</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Netherlands</td>
<td>Drunen</td>
<td>31-416-690399</td>
<td>31-416-690340</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Spain</td>
<td>Madrid</td>
<td>34-91-708-08-90</td>
<td>34-91-708-08-91</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UK</td>
<td>Wokingham</td>
<td>44-118-921-5869</td>
<td>44-118-921-5820</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>World</td>
<td>Sales and Service</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Worldwide Sales and Service

08/04/10