This document includes programming specifications for the following devices:

- PIC16F873A
- PIC16F876A
- PIC16F874A
- PIC16F877A

1.0 PROGRAMMING THE PIC16F87XA

The PIC16F87XA is programmed using a serial method. The Serial mode will allow the PIC16F87XA to be programmed while in the user’s system. This allows for increased design flexibility. This programming specification applies to PIC16F87XA devices in all packages.

1.1 Programming Algorithm Requirements

The programming algorithm used depends on the operating voltage (VDD) of the PIC16F87XA device, or whether internal or external timing is desired. Both algorithms can be used with the two available programming entry methods. The first method follows the normal Microchip Programming mode entry of holding pins RB6 and RB7 low, while raising MCLR pin from VIL to VIHH (13V ± 0.5V). The second method, called Low Voltage ICSP™ or LVP for short, applies VDD to MCLR and uses the I/O pin RB3 to enter Programming mode. When RB3 is driven to VDD from ground, the PIC16F87XA device enters Programming mode.

1.2 Programming Mode

The Programming mode for the PIC16F87XA allows programming of user program memory, data memory, special locations used for ID, and the configuration word.
### TABLE 1-1: PIN DESCRIPTIONS (DURING PROGRAMMING): PIC16F87XA

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Function</th>
<th>Pin Type</th>
<th>Pin Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RB3</td>
<td>PGM</td>
<td>I</td>
<td>Low voltage ICSP™ programming input if LVP configuration bit equals ‘1’</td>
</tr>
<tr>
<td>RB6</td>
<td>CLOCK</td>
<td>I</td>
<td>Clock input</td>
</tr>
<tr>
<td>RB7</td>
<td>DATA</td>
<td>I/O</td>
<td>Data input/output</td>
</tr>
<tr>
<td>MCLR</td>
<td>VTEST MODE</td>
<td>P*</td>
<td>Program Mode Select</td>
</tr>
<tr>
<td>VDD</td>
<td>VDD</td>
<td>P</td>
<td>Power Supply</td>
</tr>
<tr>
<td>VSS</td>
<td>VSS</td>
<td>P</td>
<td>Ground</td>
</tr>
</tbody>
</table>

**Legend:** I = Input, O = Output, P = Power

* To activate the Programming mode, high voltage needs to be applied to the MCLR input. Since MCLR is used for a level source, this means that MCLR does not draw any significant current.
2.0 PROGRAM MODE ENTRY

2.1 User Program Memory Map

The user memory space extends from 0000h to 1FFFh (8 K words). In Programming mode, the program memory space extends from 0000h to 3FFFh, with the first half (0000h - 1FFFh) being user program memory and the second half (2000h - 3FFFh) being configuration memory. The PC will increment from 0000h to 1FFFh and wrap around to 0000h. From 2000h, the PC will increment up to 3FFFh and wrap around to 2000h (not to 0000h). Once in configuration memory, the highest bit of the PC stays a ‘1’, thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and re-enter Program/Verify mode, as described in Section 2.4.

In the configuration memory space, 2000h - 200Fh are physically implemented. However, only locations 2000h through 2007h are available. Other locations are reserved. Locations beyond 200Fh will physically access user memory (see Figure 2-1).

2.2 Data EEPROM Memory

The EEPROM data memory space is a separate block of high endurance memory that the user accesses, using a special sequence of instructions. The amount of data EEPROM memory depends on the device and is shown below in number of bytes.

<table>
<thead>
<tr>
<th>Device</th>
<th># of Bytes</th>
</tr>
</thead>
<tbody>
<tr>
<td>PIC16F873A</td>
<td>128</td>
</tr>
<tr>
<td>PIC16F874A</td>
<td>128</td>
</tr>
<tr>
<td>PIC16F876A</td>
<td>256</td>
</tr>
<tr>
<td>PIC16F877A</td>
<td>256</td>
</tr>
</tbody>
</table>

The contents of data EEPROM memory have the capability to be embedded into the HEX file.

The programmer should be able to read data EEPROM information from a HEX file and conversely (as an option), write data EEPROM contents to a HEX file, along with program memory information and configuration bit information.

The 256 data memory locations are logically mapped starting at address 2100h. The format for data memory storage is one data byte per address location, LSB aligned.
2.3 ID Locations

A user may store identification information (ID) in four ID locations. The ID locations are mapped in addresses 2000h - 2003h. It is recommended that the user use only the four Least Significant bits of each ID location. In some devices, the ID locations read out in an unscrambled fashion after code protection is enabled.

For these devices, it is recommended that ID location is written as "11 1111 1000 bbbb", where 'bbb'b is ID information.

In other devices, the ID locations read out normally, even after code protection. To understand how the devices behave, refer to Table 5-1.

---

**FIGURE 2-1: PIC16F87XA PROGRAM MEMORY MAPPING**

<table>
<thead>
<tr>
<th>4K word devices</th>
<th>8K word devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>Implemented</td>
<td>Implemented</td>
</tr>
<tr>
<td>Implemented</td>
<td>Implemented</td>
</tr>
<tr>
<td>Implemented</td>
<td>Implemented</td>
</tr>
<tr>
<td>Implemented</td>
<td>Implemented</td>
</tr>
<tr>
<td>Reserved</td>
<td>Implemented</td>
</tr>
<tr>
<td>Reserved</td>
<td>Implemented</td>
</tr>
<tr>
<td>Device ID</td>
<td>Implemented</td>
</tr>
<tr>
<td>Configuration Word</td>
<td>Implemented</td>
</tr>
</tbody>
</table>

---

For 4K word devices:

- ID Location
- ID Location
- ID Location
- ID Location
- Reserved
- Reserved
- Device ID
- Configuration Word

For 8K word devices:

- Implemented
- Implemented
- Implemented
- Implemented
- Implemented
- Implemented
- Implemented
- Implemented
2.4 Program/Verify Mode

The Program/Verify mode is entered by holding pins RB6 and RB7 low, while raising MCLR pin from VIL to VIHH (high voltage). In this mode, the state of the RB3 pin does not effect programming. Low Voltage ICSP Programming mode is entered by raising RB3 from VIL to VDD, and then applying VDD to MCLR. Once in this mode, the user program memory and the configuration memory can be accessed and programmed in serial fashion. The mode of operation is serial, and the memory accessed is the user program memory. RB6 and RB7 are Schmitt Trigger inputs in this mode.

The sequence that enters the device into the Programming/Verify mode places all other logic into the RESET state (the MCLR pin was initially at VIL). This means all I/O are in the RESET state (high impedance inputs).

A device RESET will clear the PC and set the address to ‘0’. The ‘Increment Address’ command will increment the PC. The ‘Load Configuration’ command will set the PC to 0000h. The available commands are shown in Table 2-1.

The normal sequence for programming eight program memory words at a time is as follows:
1. Load a word at the current program memory address using the ‘Load Data’ command.
2. Issue an ‘Increment Address’ command.
3. Load a word at the current program memory address using the ‘Load Data’ command.
4. Repeat Step 2 and Step 3 six times.
5. Issue a ‘Begin Programming’ command to begin programming.
6. Wait tprog (about 1 ms).
8. Increment to the next address.
9. Repeat this sequence as required to write program and configuration memory.

The alternative sequence for programming one program memory word at a time is as follows:
1. Set a word for the current memory location using the ‘Load Data’ command.
2. Issue a ‘Begin Programming Only’ command to begin programming.
3. Wait tprog.
4. Issue an ‘End Programming’ command.
5. Increment to the next address.
6. Repeat this alternative sequence as required to write program and configuration memory.

The address and program counter are reset to 0000h by resetting the device (taking MCLR below VIL) and re-entering Programming mode. Program and configuration memory may then be read or verified using the ‘Read Data’ and ‘Increment Address’ commands.

2.4.1 LOW VOLTAGE ICSP PROGRAMMING MODE

Low Voltage ICSP Programming mode allows a PIC16F87XA device to be programmed using VDD only. However, when this mode is enabled by a configuration bit (LVP), the PIC16F87XA device dedicates RB3 to control entry/exit into Programming mode.

When LVP bit is set to ‘1’, the low voltage ICSP programming entry is enabled. Since the LVP configuration bit allows low voltage ICSP programming entry in its erased state, an erased device will have the LVP bit enabled at the factory. While LVP is ‘1’, RB3 is dedicated to low voltage ICSP programming. Bring RB3 and then, MCLR to VDD to enter Programming mode. All other specifications for high voltage ICSP apply.

To disable Low Voltage ICSP mode, the LVP bit must be programmed to ‘0’. This must be done while entered with the High Voltage Entry mode (LVP bit = ‘1’). RB3 is now a general purpose I/O pin.

2.4.2 SERIAL PROGRAM/VERIFY OPERATION

The RB6 pin is used as a clock input pin, and the RB7 pin is used to enter command bits, and to input or output data during serial operation. To input a command, the clock pin (RB6) is cycled six times. Each command bit is latched on the falling edge of the clock, with the Least Significant bit (LSb) of the command being input first. The data on RB7 is required to have a minimum setup (tset1) and hold (thold1) time (see AC/DC specifications), with respect to the falling edge of the clock. Commands with associated data (read and load) are specified to have a minimum delay (tdly1) of 1 μs between the command and the data. After this delay, the clock pin is cycled 16 times, with the first cycle being a Start bit (0) and the last cycle being a Stop bit (0). Data is transferred Lsb first.

During a read operation, the Lsb will be transmitted onto RB7 on the rising edge of the second cycle, and during a load operation, the Lsb will be latched on the falling edge of the second cycle. A minimum 1 μs delay (tdly2) is specified between consecutive commands. All commands and data words are transmitted Lsb first. The data is transmitted on the rising edge, and latched on the falling edge of the clock. To allow decoding of commands and reversal of data pin configuration, a time separation of at least 1 μs (tdly1) is required between a command and a data word, or another command.

The available commands are described in the following paragraphs and listed in Table 2-1.
2.4.2.1 Load Configuration

After receiving this command, the program counter (PC) will be set to 2000h. By then applying 16 cycles to the clock pin, the chip will load 14 bits in a “data word,” as described above, to be programmed into the configuration memory. A description of the memory mapping schemes of the program memory for normal operation and configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the Program/Verify Test mode by taking MCLR low (VIL).

2.4.2.2 Load Data for Program Memory

After receiving this command, the chip will load one word (with 14 bits as a “data word”) to be programmed into user program memory when 16 cycles are applied. A timing diagram for this command is shown in Figure 6-1.

2.4.2.3 Load Data for Data Memory

After receiving this command, the chip will load in a 14-bit “data word” when 16 cycles are applied. However, the data memory is only 8-bits wide, and thus, only the first 8 bits of data after the Start bit will be programmed into the data memory. It is still necessary to cycle the clock the full 16 cycles in order to allow the internal circuitry to reset properly. The data memory contains up to 256 bytes. If the device is code-protected, the data is read as all zeros. A timing diagram for this command is shown in Figure 6-2.

2.4.2.4 Read Data from Program Memory

After receiving this command, the chip will transmit data bits out of the program memory (user or configuration) currently accessed, starting with the second rising edge of the clock input. The RB7 pin will go into Output mode on the second rising clock edge, and it will revert back to Input mode (high-impedance) after the 16th rising edge. A timing diagram of this command is shown in Figure 6-3.

2.4.2.5 Read Data from Data Memory

After receiving this command, the chip will transmit data bits out of the data memory, starting with the second rising edge of the clock input. The RB7 pin will go into Output mode on the second rising clock edge, and it will revert back to Input mode (high-impedance) after the 16th rising edge. As previously stated, the data memory is 8-bits wide, and therefore, only the first 8 bits that are output are actual data. A timing diagram for this command is shown in Figure 6-4.

2.4.2.6 Increment Address

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 6-5.

2.4.2.7 Begin Erase/Program Cycle

Eight locations must be loaded before every ‘Begin Erase/Programming’ command. After this command is received and decoded, eight words of program memory will be erased and programmed with the values contained in the program data latches. The PC address will decode which eight words are programmed. The lower three bits of the PC are ignored, so if the PC points to address 003h, then all eight locations from 000h to 007h are written.

An internal timing mechanism executes an erase before write. The user must allow the combined time for erase and programming, as specified in the electrical specs, for programming to complete. No ‘End Programming’ command is required.

1. If the address is pointing to user memory, the user memory alone will be affected.
2. If the address is pointing to the physically implemented test memory (2000h - 201Fh), test memory will be written. The configuration word will not be written unless the address is specifically pointing to 2007h.

This command can be used to perform programming over the entire VDD range of the device.

Note 1: The code-protect bits cannot be erased with this command.

2: All Begin Erase/Programming operations can take place over the entire VDD range.

A timing diagram for this command is shown in Figure 6-6.

2.4.2.8 Begin Programming Only

This command is similar to the ‘Erase/Programming Cycle’ command, except that a word erase is not done, and the internal timer is not used. Programming of program and data memory will begin after this command is received and decoded. The user must allow the time for programming, as specified in the electrical specs, for programming to complete. An ‘End Programming’ command is required.

The internal timer is not used for this command, so the ‘End Programming’ command must be used to stop programming.

1. If the address is pointing to user memory, the user memory alone will be affected.
2. If the address is pointing to the physically implemented test memory (2000h - 201Fh), the test memory will be written. The configuration word will not be written unless the address is specifically pointing to 2007h.

A timing diagram for this command is shown in Figure 6-7.

Note: Begin Programming Only operations must take place at the 4.5V to 5.5V VDD range.
2.4.2.9  End Programming

After receiving this command, the chip stops programming the memory (test program memory or user program memory) that it was programming at the time.

**Note:** This command will also set the write data shift latches to all ‘1’s to avoid issues with downloading only one word before the write.

### TABLE 2-1: COMMAND MAPPING FOR PIC16F87XA

<table>
<thead>
<tr>
<th>Command</th>
<th>Mapping (MSB … LSB)</th>
<th>Data</th>
<th>Voltage Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load Configuration</td>
<td>00000</td>
<td>0, data (14), 0</td>
<td>2.2V - 5.5V</td>
</tr>
<tr>
<td>Load Data for Program Memory</td>
<td>00010</td>
<td>0, data (14), 0</td>
<td>2.2V - 5.5V</td>
</tr>
<tr>
<td>Read Data from Program Memory</td>
<td>00100</td>
<td>0, data (14), 0</td>
<td>2.2V - 5.5V</td>
</tr>
<tr>
<td>Increment Address</td>
<td>00110</td>
<td></td>
<td>2.2V - 5.5V</td>
</tr>
<tr>
<td>Begin Erase/Programming Cycle</td>
<td>01000</td>
<td>4 ms typical, internally timed</td>
<td>2.2V - 5.5V</td>
</tr>
<tr>
<td>Begin Programming Only Cycle</td>
<td>11000</td>
<td>1 ms typical, externally timed</td>
<td>4.5V - 5.5V</td>
</tr>
<tr>
<td>Bulk Erase Program Memory</td>
<td>01001</td>
<td>internally timed</td>
<td>4.5V - 5.5V</td>
</tr>
<tr>
<td>Bulk Erase Data Memory</td>
<td>01011</td>
<td>internally timed</td>
<td>4.5V - 5.5V</td>
</tr>
<tr>
<td>Chip Erase</td>
<td>11111</td>
<td>4 ms typical, internally timed</td>
<td>4.5V - 5.5V</td>
</tr>
<tr>
<td>Load Data for Data Memory</td>
<td>00011</td>
<td>0, data (14), 0</td>
<td>2.2V - 5.5V</td>
</tr>
<tr>
<td>Read Data from Data Memory</td>
<td>00101</td>
<td>0, data (14), 0</td>
<td>2.2V - 5.5V</td>
</tr>
<tr>
<td>End Programming</td>
<td>10111</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>


2.5 Erasing Program and Data Memory

Depending on the state of the code protection bits, program and data memory will be erased using different methods. The first two commands are used when both program and data memories are not code-protected. The third command is used when either memory is code-protected, or if you want to also erase the fuse locations, including the code-protect bits. A device programmer should determine the state of the code protection bits and then apply the proper command to erase the desired memory.

2.5.1 ERASING NON-CODE PROTECTED PROGRAM AND DATA MEMORY

When both program and data memories are not code-protected, they must be individually erased using the following commands. The only way that both memories are erased using a single command is if code protection is enabled for one of the memories. These commands do not erase the configuration word or ID locations.

2.5.1.1 Bulk Erase Program Memory

When this command is performed, and is followed by a ‘Begin Erase/Programming’ command, the entire program memory will be erased.

If the address is pointing to user memory, only the user memory will be erased.

If the address is pointing to the test program memory (2000h - 201Fh), then both the user memory and the test memory will be erased. The configuration word will not be erased, even if the address is pointing to location 2007h.

Previously, a load data with 0FFh command was recommended before any Bulk Erase. On these devices, this will not be required.

The Bulk Erase command is disabled when the CP bit is programmed to ‘0’ enabling code-protect.

A timing diagram for this command is shown in Figure 6-8.

2.5.1.2 Bulk Erase Data Memory

When this command is performed, and is followed by a ‘Begin Erase/Programming’ command, the entire data memory will be erased.

The Bulk Erase Data command is disabled when the CPD bit is programmed to ‘0’ enabling protected data memory. A timing diagram for this command is shown in Figure 6-9.

Note: All Bulk Erase operations must take place at the 4.5V to 5.5V VDD range.

2.5.2 ERASING CODE PROTECTED MEMORY

For the PIC16F87XA devices, once code protection is enabled, all protected program and data memory locations read all ‘0’s and further programming is disabled. The ID locations and configuration word read out unscrambled and can be reprogrammed normally. The only command to erase a code-protected PIC16F87XA device is the Chip Erase. This erases program memory, data memory, configuration bits and ID locations. Since all data within the program and data memory will be erased when this command is executed, the security of the data or code is not compromised.

2.5.2.1 Chip Erase

This command, when performed, will erase the program memory, EE data memory, and all of the fuse locations, including the code protection bits. All on-chip Flash and EEPROM memory is erased, regardless of the address contained in the PC.

When a Chip Erase command is issued and the PC points to (0000h - 1FFFh), the configuration word and the user program memory will be erased, but not the test row (see Section 2.5.2.1). Chip Erase can also be used to erase code-protected memory, as described in Section 2.5.2.

This command will also erase the code-protect and code-protect data fuses if they are programmed. This is the only command that allows a user to erase the code-protect fuses.

The Chip Erase is internally self-timed to ensure that all program and data memory is erased before the code-protect bits are erased. A timing diagram for this command is shown in Figure 6-10.

Note: The Chip Erase operation must take place at the 4.5V to 5.5V VDD range.

2.5.3 Chip Erase

This command, when performed, will erase the program memory, EE data memory, and all of the fuse locations, including the code protection bits. All on-chip Flash and EEPROM memory is erased, regardless of the address contained in the PC.

When a Chip Erase command is issued and the PC points to (0000h - 1FFFh), the configuration word and the user program memory will be erased, but not the test row (see Section 2.5.2.1). Chip Erase can also be used to erase code-protected memory, as described in Section 2.5.2.

This command will also erase the code-protect and code-protect data fuses if they are programmed. This is the only command that allows a user to erase the code-protect fuses.

The Chip Erase is internally self-timed to ensure that all program and data memory is erased before the code-protect bits are erased. A timing diagram for this command is shown in Figure 6-10.

Note: The Chip Erase operation must take place at the 4.5V to 5.5V VDD range.

2.5.3 Chip Erase

This command, when performed, will erase the program memory, EE data memory, and all of the fuse locations, including the code protection bits. All on-chip Flash and EEPROM memory is erased, regardless of the address contained in the PC.

When a Chip Erase command is issued and the PC points to (0000h - 1FFFh), the configuration word and the user program memory will be erased, but not the test row (see Section 2.5.2.1). Chip Erase can also be used to erase code-protected memory, as described in Section 2.5.2.

This command will also erase the code-protect and code-protect data fuses if they are programmed. This is the only command that allows a user to erase the code-protect fuses.

The Chip Erase is internally self-timed to ensure that all program and data memory is erased before the code-protect bits are erased. A timing diagram for this command is shown in Figure 6-10.

Note: The Chip Erase operation must take place at the 4.5V to 5.5V VDD range.
The Chip Erase is internally self-timed to ensure that all program and data memory is erased before the code-protect bits are erased.

A timing diagram for this command is shown in Figure 6-10.

**Note:** The Chip Erase operation must take place at the 4.5V to 5.5V VDD range.

**FIGURE 2-2: ALGORITHM 1 FLOWCHART – PROGRAM MEMORY (2.0V ≤ VDD < 5.5V)**

1. Start
2. Set VDD = VDDP
3. Load Data Command
4. Increment Address Command
5. Eight Loads Done?
6. Yes: Begin Erase/Programming Command
7. Wait tp rog2 (8 ms)
8. Increment Address Command
9. All Locations Done?
10. Yes: Verify all Locations
11. Data Correct?
12. No: Report Verify Error
13. No: Increment Address Command
14. No: All Locations Done?
15. No: Verify all Locations
16. Data Correct?
17. No: Report Verify Error
18. End
FIGURE 2-3:  ALGORITHM 2 FLOWCHART – PROGRAM MEMORY (4.5V ≤ VDD ≤ 5.5V)

Start

Chip Erase Sequence

Set VDD = VDDP

Load Data Command

Increment Address Command

Eight Loads Done?

Yes

Begin Programming Only Command

Wait tprog1 (1 ms)

End Programming Command

All Locations Done?

Yes

Verify all Locations

Report Verify Error

Data Correct?

Yes

End

No

No

Yes
FIGURE 2-4: FLOWCHART – PIC16F87XA CONFIGURATION MEMORY (2.0V ≤ VDD < 5.5V)

Start

Load Configuration Data
(Set PC=2000h)

Program ID Location?
Yes
No

Program Four Locations

Load Configuration Data

Read Data Command

Data Correct?
Yes
No

Report Programming Failure

Address = 2003h?
Yes
No

Increment Address Command

Address = 2004h?
Yes
No

Program (Config. Word)

Report Program Configuration Word Error

End

Yes

No

End

No

No

Yes

End

No

Yes

Four Loads Done?
Yes
No

Increment Address Command

Begin Erase/Program Command

Wait tprog2 (8 ms)

End

Start

Load Data Command

Increment Address Command

Address = 2003h?
Yes
No

Increment Address Command

Increment Address Command

Program (Config. Word)

Read Data Command

Data Correct?
Yes
No

End

Start

Load Data Command

Increment Address Command

Four Loads Done?
Yes
No

Begin Erase/Program Command

Wait tprog2 (8 ms)

End
FIGURE 2-5: FLOWCHART – PIC16F87XA CONFIGURATION MEMORY (4.5V ≤ VDD ≤ 5.5V)

Start

Load Configuration Data (Set PC=2000h)

Chip Erase

Program ID Location?

Yes

Program Four Locations

No

Increment Address Command

Address = 2004h?

Yes

Increment Address Command

No

Address = 2003h?

Yes

Increment Address Command

Data Correct?

Yes

Report Programming Failure

No

Program Configuration Word Error

Start

Load Data Command

Increment Address Command

No

Four Loads Done?

Yes

End

No

Wait tprog1 (1 ms)

End Programming Command

End

Yes

Begin Program Only Command

Wait tprog2 (8 ms)

End

Program Four Locations

Start

Load Data Command

Increment Address Command

Yes

Address = 2003h?

Yes

Increment Address Command

Data Correct?

No

Program Four Locations

Yes

Increment Address Command

Report Programming Failure

End

Program Configuration Word

Start

Load Data Command

Increment Address Command

Yes

Program (Config. Word)

Data Correct?

No

Wait tprog2 (8 ms)

End

Yes
3.0 CONFIGURATION WORD

The PIC16F87XA has several configuration bits. These bits can be set (reads ‘0’), or left unchanged (reads ‘1’), to select various device configurations.

3.1 Device ID Word

The device ID word for the PIC16F87XA is located at 2006h.

REGISTER 3-1: CONFIGURATION WORD REGISTER

<p>| | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit</td>
<td>CP</td>
<td>DEBUG</td>
<td>WRT1</td>
<td>WRT0</td>
<td>CPD</td>
<td>LVP</td>
<td>BOREN</td>
<td>PWRTEN</td>
<td>WDTEN</td>
<td>FOSC1</td>
<td>FOSC0</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>12</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>11</td>
<td>—</td>
<td>DEBUG</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>10-9</td>
<td>WRT&lt;1:0&gt;</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>8</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>7</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>6</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>5-4</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>3</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>2</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>1-0</td>
<td>FOSC&lt;1:0&gt;</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

Legend:

R = Readable bit  W = Writable bit  U = Unimplemented bit, read as ‘1’
-n = Default value 1 = Bit is erased 0 = Bit is programmed  x = Bit is unknown
4.0 EMBEDDING CONFIGURATION WORD AND ID INFORMATION IN HEX FILE

To allow portability of code, the programmer is required to read the configuration word and ID locations from the HEX file when loading the HEX file. If configuration word information was not present in the HEX file, then a simple warning message may be issued. Similarly, while saving a HEX file, configuration word and ID information must be included. An option to not include this information may be provided.

Specifically for the PIC16F87XA, the EEPROM data memory should also be embedded in the HEX file (see Section 2.2).

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.
5.0 CHECKSUM COMPUTATION

Checksum is calculated by reading the contents of the PIC16F87XA memory locations and adding up the opcodes up to the maximum user addressable location, e.g., 0x1FF for the PIC16F87XA. Any carry bits exceeding 16-bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC16F87XA devices is shown in Table 5-1.

The checksum is calculated by summing the following:

- The contents of all program memory locations
- The configuration word, appropriately masked
- Masked ID locations (when applicable)

The Least Significant 16 bits of this sum are the checksum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code-protect setting. Since the program memory locations read out differently depending on the code-protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

### TABLE 5-1: CHECKSUM COMPUTATION

<table>
<thead>
<tr>
<th>Device</th>
<th>Code Protect</th>
<th>Checksum*</th>
<th>Blank Value</th>
<th>25E6h at 0 and max address</th>
</tr>
</thead>
<tbody>
<tr>
<td>PIC16F873A</td>
<td>OFF</td>
<td>SUM[0000:0FFF] + (CFGW &amp; 2FCF)</td>
<td>1FCF</td>
<td>EB9D</td>
</tr>
<tr>
<td></td>
<td>ON</td>
<td>(CFGW &amp; 2FCF) + SUM_ID</td>
<td>4F9E</td>
<td>1B6C</td>
</tr>
<tr>
<td>PIC16F874A</td>
<td>OFF</td>
<td>SUM[0000:0FFF] + (CFGW &amp; 2FCF)</td>
<td>1FCF</td>
<td>EB9D</td>
</tr>
<tr>
<td></td>
<td>ON</td>
<td>(CFGW &amp; 2FCF) + SUM_ID</td>
<td>4F9E</td>
<td>1B6C</td>
</tr>
<tr>
<td>PIC16F876A</td>
<td>OFF</td>
<td>SUM[0000:1FFF] + (CFGW &amp; 2FCF)</td>
<td>0FCF</td>
<td>DB9D</td>
</tr>
<tr>
<td></td>
<td>ON</td>
<td>(CFGW &amp; 2FCF) + SUM_ID</td>
<td>1F9E</td>
<td>EB6C</td>
</tr>
<tr>
<td>PIC16F877A</td>
<td>OFF</td>
<td>SUM[0000:1FFF] + (CFGW &amp; 2FCF)</td>
<td>0FCF</td>
<td>DB9D</td>
</tr>
<tr>
<td></td>
<td>ON</td>
<td>(CFGW &amp; 2FCF) + SUM_ID</td>
<td>1F9E</td>
<td>EB6C</td>
</tr>
</tbody>
</table>

**Legend:**

- CFGW = Configuration Word
- SUM[a:b] = [Sum of locations a to b inclusive]
- SUM_ID = ID locations masked by 0Fh then made into a 16-bit value with ID0 as the most significant nibble.
  
  For example, ID0 = 01h, ID1 = 02h, ID3 = 03h, ID4 = 04h, then SUM_ID = 1234h

- *Checksum = [Sum of all the individual expressions] MODULO [FFFFh]
- + = Addition
- & = Bitwise AND
### 6.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

<table>
<thead>
<tr>
<th>AC/DC CHARACTERISTICS</th>
<th>Standard Operating Procedure (unless otherwise stated)</th>
<th>Conditions/Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>POWER SUPPLY PINS</strong></td>
<td>Operating temperature $0 \leq TA \leq +70^\circ$C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Operating Voltage $2.0 \leq VDD \leq 5.5V$</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>General</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{DD}$ level for Begin Erase/Program operations and EECON write of program memory</td>
<td>$V_{DD}$</td>
<td>2.0</td>
<td>—</td>
<td>5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{DD}$ level for Begin Erase/Program operations and EECON write of data memory</td>
<td>$V_{DD}$</td>
<td>2.0</td>
<td>—</td>
<td>5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{DD}$ level for Bulk Erase/Write, Chip Erase, and Begin Program operations, of program and data memory</td>
<td>$V_{DD}$</td>
<td>4.5</td>
<td>—</td>
<td>5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Begin Programming Only cycle time</td>
<td>$t_{prog1}$</td>
<td>1</td>
<td>—</td>
<td>—</td>
<td>ms</td>
<td>Externally Timed</td>
</tr>
<tr>
<td>Begin Erase/Programming</td>
<td>$t_{prog2}$</td>
<td>10 ms</td>
<td>—</td>
<td>—</td>
<td>ms</td>
<td>Internally Timed</td>
</tr>
<tr>
<td>Chip Erase cycle time</td>
<td>$t_{prog3}$</td>
<td>10 ms</td>
<td>—</td>
<td>—</td>
<td>ms</td>
<td>Internally Timed</td>
</tr>
<tr>
<td>High voltage on $MCLR$ and RA4/T0CKI for Test mode entry</td>
<td>$V_{IH}$</td>
<td>$V_{DD} + 3.5$</td>
<td>—</td>
<td>13.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$MCLR$ rise time ($V_{SS}$ to $V_{HH}$) for Test mode entry</td>
<td>$t_{VHR}$</td>
<td>—</td>
<td>—</td>
<td>1.0</td>
<td>$\mu$s</td>
<td></td>
</tr>
<tr>
<td>($RB6$, $RB7$) input high level</td>
<td>$V_{IH1}$</td>
<td>0.8 $V_{DD}$</td>
<td>—</td>
<td>—</td>
<td>V</td>
<td>Schmitt Trigger input</td>
</tr>
<tr>
<td>($RB6$, $RB7$) input low level</td>
<td>$V_{IL1}$</td>
<td>0.2 $V_{DD}$</td>
<td>—</td>
<td>—</td>
<td>V</td>
<td>Schmitt Trigger input</td>
</tr>
<tr>
<td>RB&lt;7:4&gt; setup time before $MCLR$ (Test mode selection pattern setup time)</td>
<td>$t_{set0}$</td>
<td>100</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>RB&lt;7:4&gt; hold time after $MCLR$ (Test mode selection pattern setup time)</td>
<td>$t_{thld0}$</td>
<td>5</td>
<td>—</td>
<td>—</td>
<td>$\mu$s</td>
<td></td>
</tr>
<tr>
<td><strong>Serial Program/Verify</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data in setup time before clock</td>
<td>$t_{set1}$</td>
<td>100</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Data in hold time after clock</td>
<td>$t_{thld1}$</td>
<td>100</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Data input not driven to next clock input (delay required between command/data or command/command)</td>
<td>$t_{dly1}$</td>
<td>1.0</td>
<td>—</td>
<td>—</td>
<td>$\mu$s</td>
<td>$2.0V \leq V_{DD} &lt; 4.5V$</td>
</tr>
<tr>
<td>Delay between clock to clock of next command or data</td>
<td>$t_{dly2}$</td>
<td>1.0</td>
<td>—</td>
<td>—</td>
<td>$\mu$s</td>
<td>$2.0V \leq V_{DD} &lt; 4.5V$</td>
</tr>
<tr>
<td>Clock to data out valid (during read data)</td>
<td>$t_{dly3}$</td>
<td>80</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>
FIGURE 6-4: READ DATA FROM DATA MEMORY COMMAND (PROGRAM/VERIFY)

FIGURE 6-5: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY)

FIGURE 6-6: BEGIN ERASE/PROGRAMMING COMMAND (PROGRAM/VERIFY)
FIGURE 6-7: BEGIN PROGRAMING ONLY COMMAND (PROGRAM/VERIFY)

FIGURE 6-8: BULK ERASE PROGRAM MEMORY COMMAND (PROGRAM/VERIFY)

FIGURE 6-9: BULK ERASE DATA MEMORY COMMAND (PROGRAM/VERIFY)
FIGURE 6-10: CHIP ERASE COMMAND (PROGRAM/VERIFY)

MCLR

RB6 (CLOCK)

RB7 (DATA)

RESET

Program/Verify Test Mode

ViHH

1 2 3 4 5 6 1 2

1

1 1 1 1 X

X 0

100 ns min

Next Command

tdly1

tid1

tset1

1234 5 6

11 1 1 X

X0
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PiCtail, PIC32 logo, REAL ICE, rFLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.