Section 20. Comparator

HIGHLIGHTS

This section of the manual contains the following major topics:

20.1 Introduction ................................................................. 20-2
20.2 Control Register ............................................................ 20-3
20.3 Comparator Configuration .............................................. 20-4
20.4 Comparator Operation .................................................... 20-6
20.5 Comparator Reference ................................................... 20-6
20.6 Comparator Response Time ............................................. 20-8
20.7 Comparator Outputs ..................................................... 20-8
20.8 Comparator Interrupts ..................................................... 20-9
20.9 Comparator Operation During SLEEP ............................. 20-9
20.10 Effects of a RESET ....................................................... 20-9
20.11 Analog Input Connection Considerations ..................... 20-10
20.12 Initialization ............................................................... 20-11
20.13 Design Tips ............................................................... 20-12
20.14 Related Application Notes .......................................... 20-13
20.15 Revision History ........................................................ 20-14
20.1 Introduction

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with the I/O pins. The on-chip Voltage Reference (see the “Voltage Reference” section) can also be an input to the comparators.

The CMCON register, shown in Figure 20-1, controls the comparator input and output multiplexers. A block diagram of the comparator is shown in Figure 20-1.
## Section 20. Comparator

### 20.2 Control Register

#### Register 20-1: CMCON Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>C2OUT</td>
<td>Comparator2 Output Indicator bit</td>
</tr>
<tr>
<td></td>
<td>1 = C2 VIN+ &gt; C2 VIN–</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0 = C2 VIN+ &lt; C2 VIN–</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>C1OUT</td>
<td>Comparator1 Output Indicator bit</td>
</tr>
<tr>
<td></td>
<td>1 = C1 VIN+ &gt; C1 VIN–</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0 = C1 VIN+ &lt; C1 VIN–</td>
<td></td>
</tr>
<tr>
<td>5:4</td>
<td>Unimplemented; Read as ‘0’</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>CIS</td>
<td>Comparator Input Switch bit</td>
</tr>
<tr>
<td></td>
<td>When CM2:CM0 = 001:</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 = C1 VIN– connects to AN3</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0 = C1 VIN– connects to AN0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>When CM2:CM0 = 010:</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 = C1 VIN– connects to AN3</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2 = C2 VIN– connects to AN2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0 = C1 VIN– connects to AN0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2 = C2 VIN– connects to AN1</td>
<td></td>
</tr>
</tbody>
</table>

#### Legend

R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
- n = Value at POR reset
20.3 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON register is used to select the mode. Figure 20-1 shows the eight possible modes. The TRIS register controls the data direction of the comparator I/O pins for each mode. If the comparator mode is changed, the comparator output level may not be valid for the new mode for the delay specified in the electrical specifications of the device.

**Note:** Comparator interrupts should be disabled during a comparator mode change, otherwise a false interrupt may occur.
Section 20. Comparator

Figure 20-1: Comparator I/O Operating Modes

CM2:CM0 = 000
Comparators Reset (POR Default Value)

RA0/AN0  A  Vin-  RA3/AN3  A  Vin+
       C1  Off (Read as '0')

RA1/AN1 A  Vin-  RA2/AN2 A  Vin+
          C2  Off (Read as '0')

CM2:CM0 = 100
Two Independent Comparators

RA0/AN0  A  Vin-    C1 OUT
RA3/AN3  A  Vin+    C1 OUT

RA1/AN1 A  Vin-    C2 OUT
RA2/AN2 A  Vin+    C2 OUT

CM2:CM0 = 011
Two Common Reference Comparators

RA0/AN0  A  Vin-   C1 OUT
RA3/AN3  A  Vin+   C1 OUT

RA1/AN1 A  Vin-   C2 OUT
RA2/AN2 A  Vin+   C2 OUT

CM2:CM0 = 110
Two Common Reference Comparators with Outputs

RA0/AN0  A  Vin-   C1 OUT
RA3/AN3  A  Vin+   C1 OUT

RA1/AN1 A  Vin-   C2 OUT
RA2/AN2 A  Vin+   C2 OUT

RA4 Open Drain

CM2:CM0 = 101
One Independent Comparator

RA0/AN0  D  Vin-  RA3/AN3  D  Vin+
       C1  Off (Read as '0')

RA1/AN1 A  Vin-  RA2/AN2 A  Vin+
          C2  C2 OUT

CM2:CM0 = 001
Three Inputs Multiplexed to Two Comparators

RA0/AN0  A  Vin-   C1 OUT
RA3/AN3  A  Vin+   C1 OUT

RA1/AN1 A  Vin-   C2 OUT
RA2/AN2 A  Vin+   C2 OUT

A = Analog Input, port reads as zeros always.
D = Digital Input.
CIS (CMCON<3>) is the Comparator Input Switch.
20.4 Comparator Operation

A single comparator is shown in Figure 20-2 along with the relationship between the analog input levels and the digital output. When the analog input at \( V_{IN+} \) is less than the analog input \( V_{IN-} \), the output of the comparator is a digital low level. When the analog input at \( V_{IN+} \) is greater than the analog input \( V_{IN-} \), the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 20-2 represent the uncertainty due to input offsets and response time.

20.5 Comparator Reference

An external or internal reference signal may be used depending on the comparator operating mode. The analog signal that is present at \( V_{IN-} \) is compared to the signal at \( V_{IN+} \), and the digital output of the comparator is adjusted accordingly (Figure 20-2).

Figure 20-2: Single Comparator

![Comparator Diagram](image-url)
Section 20. Comparator

20.5.1 External Reference Signal

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. The reference signal must be between VSS and VDD, and can be applied to either pin of the comparator(s).

20.5.2 Internal Reference Signal

The comparator module also allows the selection of an internally generated voltage reference for the comparators. The “Voltage Reference” section contains a detailed description of the Voltage Reference Module that provides this signal. The internal reference signal is used when the comparators are in mode CM2:CM0 = 010 (Figure 20-1). In this mode, the internal voltage reference is applied to the VIN+ input of both comparators.

The internal voltage reference may be used in any comparator mode. When used in this fashion the I/O/VREF pin may be used for I/O. The voltage reference is connected to the VREF pin.
20.6 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is guaranteed to have a valid level. If the internal reference is changed, the maximum settling time of the internal voltage reference must be considered when using the comparator outputs. Otherwise the maximum response time of the comparators should be used.

20.7 Comparator Outputs

The comparator outputs are read through the CMCON register. These bits are read only. The comparator outputs may also be directly output to the I/O pins. When CM2:CM0 = 110, multiplexors in the output path of the I/O pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 20-3 shows the comparator output block diagram.

The TRIS bits will still function as the output enable/disable for the I/O pins while in this mode.

Note 1: When reading the Port register, all pins configured as analog inputs will read as a ‘0’. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.

Note 2: Analog levels on any pin that is defined as a digital input may cause the input buffer to consume more current than is specified.

Figure 20-3: Comparator Output Block Diagram
20.8 Comparator Interrupts

The comparator interrupt flag is set whenever the comparators value changes relative to the last value loaded into CMxOUT bits. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that has occurred. The CMIF bit, is the comparator interrupt flag. The CMIF bit must be cleared. Since it is also possible to set this bit, a simulated interrupt may be initiated.

The CMIE bit and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

The user, in the interrupt service routine, can clear the interrupt in the following manner:

a) Any read or write of the CMCON register. This will load the CMCON register with the new value with the CMxOUT bits.
b) Clear the CMIF flag bit.

An interrupt condition will continue to set the CMIF flag bit. Reading CMCON will end the interrupt condition, and allow the CMIF flag bit to be cleared.

20.9 Comparator Operation During SLEEP

When a comparator is active and the device is placed in SLEEP mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake up the device from SLEEP mode when enabled. While the comparator is powered-up, each comparator that is operational will consume additional current as shown in the comparator specifications. To minimize power consumption while in SLEEP mode, turn off the comparators, CM2:CM0 = 111, before entering sleep. If the device wakes-up from sleep, the contents of the CMCON register are not affected.

20.10 Effects of a RESET

A device reset forces the CMCON register to its reset state. This forces the comparator module to be in the comparator reset mode, CM2:CM0 = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at reset time. The comparators will be powered-down during the reset interval.
20.11 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 20-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and VSS. The analog input therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 kΩ is recommended for the analog sources.

Figure 20-4: Analog Input Model

Table 20-1: Registers Associated with Comparator Module

<table>
<thead>
<tr>
<th>Name</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>Value on POR, BOR</th>
<th>Value on All Other Resets</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMCON</td>
<td>C2OUT</td>
<td>C1OUT</td>
<td>—</td>
<td>—</td>
<td>CIS</td>
<td>CM2</td>
<td>CM1</td>
<td>CM0</td>
<td>00-- 0000</td>
<td>00-- 0000</td>
</tr>
<tr>
<td>VRCON</td>
<td>VREN</td>
<td>VROE</td>
<td>VR</td>
<td>—</td>
<td>VR3</td>
<td>VR2</td>
<td>VR1</td>
<td>VR0</td>
<td>000-- 0000</td>
<td>000-- 0000</td>
</tr>
<tr>
<td>INTCON</td>
<td>GIE</td>
<td>PEIE</td>
<td>T0IE</td>
<td>INTE</td>
<td>RBIE(2)</td>
<td>T0IF</td>
<td>INTF</td>
<td>RBIF(2)</td>
<td>00000 000x</td>
<td>0000 000x</td>
</tr>
<tr>
<td>PIR</td>
<td>CMIF(1)</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>PIE</td>
<td>CMIE(1)</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Legend: x = unknown, - = unimplemented locations read as '0'.

Shaded cells are not used for Comparator Module.

Note 1: The position of this bit is device dependent.
Note 2: These bits can also be named GPIE and GPIF.
20.12 Initialization

The code in Example 20-1 depicts example steps required to configure the comparator module of the PIC16C62X devices. RA3 and RA4 are configured as digital output. RA0 and RA1 are configured as the V- inputs and RA2 as the V+ input to both comparators.

Example 20-1: Initializing Comparator Module (PIC16C62X)

<table>
<thead>
<tr>
<th>FLAG_REG EQU 0x20</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLRF FLAG_REG ; Init flag register</td>
</tr>
<tr>
<td>CLRF PORTA ; Init PORTA</td>
</tr>
<tr>
<td>ANDLW 0xC0 ; Mask comparator bits</td>
</tr>
<tr>
<td>IORWF FLAG_REG,F ; Store bits in flag register</td>
</tr>
<tr>
<td>MOVWF CMCON ; CM&lt;2:0&gt; = 011</td>
</tr>
<tr>
<td>BSF STATUS,RP0 ; Select Bank1</td>
</tr>
<tr>
<td>MOVWF 0x07 ; Initialize data direction</td>
</tr>
<tr>
<td>MOVWF TRISA ; Set RA&lt;2:0&gt; as inputs, RA&lt;4:3&gt; as outputs,</td>
</tr>
<tr>
<td>; TRISA&lt;7:5&gt; always read '0'</td>
</tr>
<tr>
<td>BCF STATUS,RP0 ; Select Bank0</td>
</tr>
<tr>
<td>CALL DELAY 10 ; 10µs delay</td>
</tr>
<tr>
<td>MOVF CMCON,F ; Read CMCON to end change condition</td>
</tr>
<tr>
<td>BCF PIR1,CMIF ; Clear pending interrupts</td>
</tr>
<tr>
<td>BSF STATUS,RP0 ; Select Bank1</td>
</tr>
<tr>
<td>BSF PIE1,CMIE ; Enable comparator interrupts</td>
</tr>
<tr>
<td>BCF STATUS,RP0 ; Select Bank0</td>
</tr>
<tr>
<td>BSF INTCON,PEIE ; Enable peripheral interrupts</td>
</tr>
<tr>
<td>BSF INTCON,GIE ; Global interrupt enable</td>
</tr>
</tbody>
</table>
20.13  Design Tips

Question 1:  *My program appears to lock up.*
Answer 1:
You may be getting stuck in an infinite loop with the comparator interrupt service routine if you did not follow the proper sequence to clear the CMIF flag bit. First you must read the CMCON register, and then you can clear the CMIF flag bit.
20.14 Related Application Notes

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the Mid-Range MCU family (that is they may be written for the Base-Line, or High-End families), but the concepts are pertinent, and could be used (with modification and possible limitations). The current application notes related to the comparator module are:

<table>
<thead>
<tr>
<th>Title</th>
<th>Application Note #</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resistance and Capacitance Meter using a PIC16C622</td>
<td>AN611</td>
</tr>
</tbody>
</table>
20.15 Revision History

Revision A

This is the initial released revision of the Comparator module description.