Section 19. Voltage Reference

HIGHLIGHTS

This section of the manual contains the following major topics:

19.1 Introduction ............................................................................................................... 19-2
19.2 Control Register ........................................................................................................... 19-3
19.3 Configuring the Voltage Reference .............................................................................. 19-4
19.4 Voltage Reference Accuracy/Error ............................................................................... 19-5
19.5 Operation During Sleep ............................................................................................... 19-5
19.6 Effects of a Reset ......................................................................................................... 19-5
19.7 Connection Considerations .......................................................................................... 19-6
19.8 Initialization .................................................................................................................. 19-7
19.9 Design Tips .................................................................................................................. 19-8
19.10 Related Application Notes ......................................................................................... 19-9
19.11 Revision History ....................................................................................................... 19-10
19.1 Introduction

The Voltage Reference module is typically used in conjunction with the Comparator module. The comparator module's inputs do not require very large drive, and therefore the drive capability of the Voltage Reference is limited.

The Voltage Reference is a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of $V_{\text{REF}}$ values and has a power-down function to conserve power when the reference is not being used. The VRCON register controls the operation of the reference as shown in Figure 19-1. Within each range, the 16 steps are monotonic (i.e. each increasing code will result in an increasing output).

**Figure 19-1: Voltage Reference Block Diagram**

![Voltage Reference Block Diagram](image)

Note 1: See parameter D312 in the Electrical Specifications section of the device data sheet.

**Table 19-1: Typical Voltage Reference with $V_{DD} = 5.0$V**

<table>
<thead>
<tr>
<th>VR3:VR0</th>
<th>$V_{\text{REF}}$($R_{\text{R}} = 1$)</th>
<th>$V_{\text{REF}}$($R_{\text{R}} = 0$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0.00 V</td>
<td>1.25 V</td>
</tr>
<tr>
<td>0001</td>
<td>0.21 V</td>
<td>1.41 V</td>
</tr>
<tr>
<td>0010</td>
<td>0.42 V</td>
<td>1.56 V</td>
</tr>
<tr>
<td>0011</td>
<td>0.63 V</td>
<td>1.72 V</td>
</tr>
<tr>
<td>0100</td>
<td>0.83 V</td>
<td>1.88 V</td>
</tr>
<tr>
<td>0101</td>
<td>1.04 V</td>
<td>2.03 V</td>
</tr>
<tr>
<td>0110</td>
<td>1.25 V</td>
<td>2.19 V</td>
</tr>
<tr>
<td>0111</td>
<td>1.46 V</td>
<td>2.34 V</td>
</tr>
<tr>
<td>1000</td>
<td>1.67 V</td>
<td>2.50 V</td>
</tr>
<tr>
<td>1001</td>
<td>1.88 V</td>
<td>2.66 V</td>
</tr>
<tr>
<td>1010</td>
<td>2.08 V</td>
<td>2.81 V</td>
</tr>
<tr>
<td>1011</td>
<td>2.29 V</td>
<td>2.97 V</td>
</tr>
<tr>
<td>1100</td>
<td>2.50 V</td>
<td>3.13 V</td>
</tr>
<tr>
<td>1101</td>
<td>2.71 V</td>
<td>3.28 V</td>
</tr>
<tr>
<td>1110</td>
<td>2.92 V</td>
<td>3.44 V</td>
</tr>
<tr>
<td>1111</td>
<td>3.13 V</td>
<td>3.59 V</td>
</tr>
</tbody>
</table>
19.2 Control Register

Register 19-1: VRCON Register

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>U-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>VREN</td>
<td>VROE</td>
<td>VRR</td>
<td>—</td>
<td>VR3</td>
<td>VR2</td>
<td>VR1</td>
<td>VR0</td>
</tr>
</tbody>
</table>

bit 7  VREN: VREF Enable
1 = VREF circuit powered on
0 = VREF circuit powered down

bit 6  VROE: VREF Output Enable
1 = VREF is internally connected to Comparator module’s VREF. This voltage level is also output on the VREF pin
0 = VREF is not connected to the comparator module. This voltage is disconnected from the VREF pin

bit 5  VRR: VREF Range selection
1 = 0V to 0.75 \( \text{V}_{\text{DD}} \), with \( \text{V}_{\text{DD}}/24 \) step size
0 = 0.25 \( \text{V}_{\text{DD}} \) to 0.75 \( \text{V}_{\text{DD}} \), with \( \text{V}_{\text{DD}}/32 \) step size

bit 4  Unimplemented: Read as ‘0’

bit 3:0  VR3:VR0: VREF value selection \( 0 \leq \text{VR3:VR0} \leq 15 \)

When VRR = 1:
\[
\text{VREF} = (\text{VR}<3:0>/24) \cdot \text{V}_{\text{DD}}
\]

When VRR = 0:
\[
\text{VREF} = 1/4 \cdot \text{V}_{\text{DD}} + (\text{VR3:VR0}/32) \cdot \text{V}_{\text{DD}}
\]

Legend
R = Readable bit  W = Writable bit
U = Unimplemented bit, read as ‘0’  -n = Value at POR reset
19.3 Configuring the Voltage Reference

The Voltage Reference can output 16 distinct voltage levels for each range.

The equations used to calculate the output of the Voltage Reference are as follows:

\[
\text{if } V_{RR} = 1: \ V_{REF} = (VR3:VR0/24) \times V_{DD}
\]
\[
\text{if } V_{RR} = 0: \ V_{REF} = (V_{DD} \times 1/4) + (VR3:VR0/32) \times V_{DD}
\]

The settling time of the Voltage Reference must be considered when changing the \( V_{REF} \) output.

**Example 19-1** shows an example of how to configure the Voltage Reference for an output voltage of 1.25V with \( V_{DD} = 5.0V \).

Generally the \( V_{REF} \) and \( V_{DD} \) of the system will be known and you need to determine the value to load into VR3:VR0. **Equation 19-1** shows how to calculate the VR3:VR0 value. There will be some error since VR3:VR0 can only be an integer, and the \( V_{REF} \) and \( V_{DD} \) levels must be chosen so that the result is not greater than 15.

**Equation 19-1:** Calculating VR3:VR0

<table>
<thead>
<tr>
<th>When ( V_{RR} ) = 1</th>
<th>( VR3:VR0 = \frac{V_{REF}}{V_{DD}} \times 24 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>When ( V_{RR} ) = 0</td>
<td>( VR3:VR0 = \frac{V_{REF} - V_{DD}/4}{V_{DD}} \times 32 )</td>
</tr>
</tbody>
</table>
Section 19. Voltage Reference

19.4 Voltage Reference Accuracy/Error

The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 19-1) keep VREF from approaching VSS or VDD. The Voltage Reference is VDD derived and therefore, the VREF output changes with fluctuations in VDD. The absolute accuracy of the Voltage Reference can be found in the Device Data Sheets electrical specification parameter D311.

19.5 Operation During Sleep

When the device wakes up from sleep through an interrupt or a Watchdog Timer time-out, the contents of the VRCON register are not affected. To minimize current consumption in SLEEP mode, the Voltage Reference should be disabled.

19.6 Effects of a Reset

A device reset disables the Voltage Reference by clearing the VREN bit (VRCON<7>). This reset also disconnects the reference from the VREF pin by clearing the VROE bit (VRCON<6>) and selects the high voltage range by clearing the VRR bit (VRCON<5>). The VREF value select bits, VRCON<3:0>, are also cleared.
19.7 Connection Considerations

The Voltage Reference Module operates independently of the comparator module. The output of the reference generator may be connected to the VREF pin if the corresponding TRIS bit is set and the VROE bit (VRCON<6>) is set. Enabling the Voltage Reference output onto the VREF pin with an input signal present will increase current consumption. Configuring the VREF as a digital output with VREF enabled will also increase current consumption.

The VREF pin can be used as a simple D/A output with limited drive capability. Due to the limited drive capability, a buffer must be used in conjunction with the Voltage Reference output for external connections to VREF. Figure 19-2 shows an example buffering technique.

**Figure 19-2: Voltage Reference Output Buffer Example**

![Diagram of Voltage Reference Output Buffer Example]

**Note 1:** R is the Voltage Reference Output Impedance and is dependent upon the Voltage Reference Configuration VRCON<3:0> and VRCON<5>.
Section 19. Voltage Reference

19.8 Initialization

Example 19-1 shows the steps to configure the voltage reference module.

Example 19-1: Voltage Reference Configuration

```
MOVLW    0x02         ; 4 Inputs Mixed to 2 comparators
MOVWF    CMCON        ;
BSF      STATUS,RP0   ; go to Bank1
MOVLW    0x07         ; RA3:RA0 are outputs
MOVWF    TRISA        ; outputs
MOVLW    0xA6         ; enable VREF
MOVWF    VRCON        ; low range set VR3:VR0 = 6
BCF      STATUS,RP0   ; go to Bank0
CALL     DELAY10      ; 10 μs delay
```
19.9 Design Tips

Question 1: My $V_{REF}$ is not what I expect.
Answer 1:
Any variation of the device $V_{DD}$ will translate directly onto the $V_{REF}$ pin. Also ensure that you have correctly calculated (specified) the $V_{DD}$ divider which generates the $V_{REF}$.

Question 2: I am connecting $V_{REF}$ into a low impedance circuit, and the $V_{REF}$ is not at the expected level.
Answer 2:
The Voltage Reference module is not intended to drive large loads. A buffer must be used between the PICmicro’s $V_{REF}$ pin and the load.
19.10 Related Application Notes

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the Mid-Range MCU family (that is they may be written for the Base-Line, or High-End families), but the concepts are pertinent, and could be used (with modification and possible limitations). The current application notes related to Voltage Reference are:

<table>
<thead>
<tr>
<th>Title</th>
<th>Application Note #</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resistance and Capacitance Meter using a PIC16C622</td>
<td>AN611</td>
</tr>
</tbody>
</table>
19.11 Revision History

Revision A

This is the initial released revision of the Voltage Reference description.