HIGHLIGHTS

This section of the manual contains the following major topics:

1.0 Introduction ................................................................................................................ ... 2
2.0 Module Overview ............................................................................................................. 3
3.0 CRC Registers ............................................................................................................... ... 4
4.0 CRC Engine .................................................................................................................. .. 10
5.0 Control Logic ............................................................................................................... .... 11
6.0 Advantages of Programmable CRC Module ................................................................. 20
7.0 Application of CRC Module .......................................................................................... 20
8.0 Operation in Power Save Modes .................................................................................... 31
9.0 Register Maps ................................................................................................................. 32
10.0 Related Application Notes ............................................................................................. 33
11.0 Revision History ........................................................................................................... ... 34
1.0 INTRODUCTION

The 32-bit programmable Cyclic Redundancy Check (CRC) module in dsPIC33/PIC24 devices is a software configurable CRC checksum generator. The checksum is a unique number associated with a message, or a particular block of data, containing several bytes. Whether it is a data packet for communication, or a block of data stored in memory, a piece of information, such as checksum helps to validate it before processing. The simplest way to calculate a checksum is to add together all the data bytes present in the message. However, this method of checksum calculation fails badly when the message is modified by inverting or swapping groups of bytes. Also, it fails when null bytes are added anywhere in the message.

The CRC is a more complicated, but robust, error checking algorithm. The main idea behind the CRC algorithm is to treat a message as a binary bit stream and divide it by a fixed binary number. The remainder from this division is considered as the checksum. Like in division, the CRC calculation is also an iterative process. The only difference is that these operations are done on modulo arithmetic, based on mod 2. For example, division is replaced with the XOR operation (i.e., subtraction without carry). The CRC algorithm uses the term, polynomial, to perform all of its calculations. The divisor, dividend and remainder that are represented by numbers are termed as: polynomials with binary coefficients. For example, the number, 25h (11001), is represented as:

$$\text{Equation 1-1: } (1 \times x^4) + (1 \times x^3) + (0 \times x^2) + (0 \times x^1) + (1 \times x^0) \text{ or } x^4 + x^3 + x^0$$

In order to perform the CRC calculation, a suitable divisor is first selected. This divisor is called the generator polynomial. Since CRC is used to detect errors, a suitable generator polynomial of a suitable length needs to be chosen for a given application, as each polynomial has different error detection capabilities. Some polynomials are widely used for many applications, but the error detecting capabilities of any particular polynomial are beyond the scope of this reference section.

The CRC calculation is an iterative process and consumes considerable CPU bandwidth when implemented in software. The software configurable CRC hardware module in dsPIC33/PIC24 devices facilitates a fast CRC checksum calculation with minimal software overhead.

The programmable CRC generator provides a hardware implemented method of quickly generating checksums for various communication and security applications. It provides the following features:

- User-programmable CRC polynomial equation, up to 32 bits
- Programmable shift direction (little or big endian)
- Independent data and polynomial lengths
- Configurable interrupt output
- Data FIFO
2.0 MODULE OVERVIEW

The programmable CRC generator module in dsPIC33/PIC24 devices can be broadly classified into two parts: the control logic and the CRC engine. The control logic incorporates a register interface, FIFO, interrupt generator and CRC engine interface. The CRC engine incorporates a CRC calculator, which is implemented using a serial shifter with XOR function. A simplified block diagram is shown in Figure 2-1.

Figure 2-1: Simplified Block Diagram of the Programmable CRC Generator
3.0 CRC REGISTERS

Different registers associated with the CRC module are described in detail in this section. There are eight registers in this module. These are mapped to the data RAM space as Special Function Registers (SFRs) in dsPIC33/PIC24 devices:

- CRCCON1 (CRC Control Register 1)
- CRCCON2 (CRC Control Register 2)
- CRCXORL (CRC XOR Low Register)
- CRCXORH (CRC XOR High Register)
- CRCDATL (CRC Data Low Register)
- CRCDATH (CRC Data High Register)
- CRCWDATL (CRC Shift Low Register)
- CRCWDATH (CRC Shift High Register)

The CRCCON1 (Register 3-1) and CRCCON2 (Register 3-2) registers control the operation of the module and configure various settings. The CRCXORL/H registers (Register 3-3 and Register 3-4) select the polynomial terms to be used in the CRC equation. The CRCDATL/H and CRCWDATL/H registers are each register pairs that serve as buffers for the double-word input data and CRC processed output, respectively.
### 32-Bit Programmable Cyclic Redundancy Check (CRC)

**Register 3-1: CRCCON1: CRC Control Register 1**

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>U-0</th>
<th>R/W-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>CRCEN</td>
<td>—</td>
<td>CSIDL</td>
<td>VW&lt;4:0&gt;</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

bit 15

**Legend:**

- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- ‘-’ = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- ‘x’ = Bit is unknown

- **CRCEN**: CRC Enable bit
  - 1 = Enables module
  - 0 = Disables module

- **Unimplemented**: Read as ‘0’

- **CSIDL**: CRC Stop in Idle Mode bit
  - 1 = Discontinues module operation when device enters Idle mode
  - 0 = Continues module operation in Idle mode

- **VW<4:0>**: Counter Value bits
  - Indicates the number of valid words in the FIFO. Has a maximum value of 16 when DWIDTH<4:0> ≤ 7 (data words, 8-bit-wide or less). Has a maximum value of 8 when DWIDTH<4:0> ≤ 15 (data words from 9 to 16-bit-wide). Has a maximum value of 4 when DWIDTH<4:0> ≤ 31 (data words from 17 to 32-bit-wide).

- **CRCFUL**: CRC FIFO Full bit
  - 1 = FIFO is full
  - 0 = FIFO is not full

- **CRCMPT**: CRC FIFO Empty bit
  - 1 = FIFO is empty
  - 0 = FIFO is not empty

- **CRCISEL**: CRC Interrupt Selection bit
  - 1 = Interrupt on FIFO empty; final word of data is still shifted through CRC
  - 0 = Interrupt on shift complete (FIFO is empty and no data is shifted from the shift buffer)

- **CRCGO**: Start CRC bit
  - 1 = Start CRC serial shifter; clearing the bit aborts shifting
  - 0 = CRC serial shifter is turned off

- **LENDIAN**: Data Word Little Endian Configuration bit
  - 1 = Data word is shifted into the CRC, starting with the LSB (little endian); reflected input data
  - 0 = Data word is shifted into the CRC, starting with the MSB (big endian); non-reflected input data

- **Unimplemented**: Read as ‘0’
### Register 3-2: CRCCON2: CRC Control Register 2

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td></td>
</tr>
<tr>
<td>—</td>
<td>—</td>
<td>—</td>
<td>DWIDTH4</td>
<td>DWIDTH3</td>
<td>DWIDTH2</td>
<td>DWIDTH1</td>
<td></td>
</tr>
</tbody>
</table>

**bit 15**
- **Unimplemented:** Read as ‘0’

**bit 12-8**
- **DWIDTH<4:0>:** Data Word Width Configuration bits
  - Configures the width of the data word (Data Word Width – 1).

**bit 7-5**
- **Unimplemented:** Read as ‘0’

**bit 4-0**
- **PLEN<4:0>:** Polynomial Length Configuration bits
  - Configures the length of the polynomial (Polynomial Length – 1).

**Legend:**
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **-n** = Value at POR
- **‘1’ = Bit is set**
- **‘0’ = Bit is cleared**
- **x = Bit is unknown**
### 32-Bit Programmable Cyclic Redundancy Check (CRC)

**Register 3-3: CRCXORL: CRC XOR Low Register**

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>X15</td>
<td>X14</td>
<td>X13</td>
<td>X12</td>
<td>X11</td>
<td>X10</td>
<td>X9</td>
<td>X8</td>
</tr>
</tbody>
</table>

Legend:
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- ‘-n’ = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- **x** = Bit is unknown

**Legend:**
- bit 15-1 **X<15:1>:** XOR of Polynomial Term x^1 Enable bits
- bit 0 **Unimplemented:** Read as ‘0’

**Register 3-4: CRCXORH: CRC XOR High Register**

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>X31</td>
<td>X30</td>
<td>X29</td>
<td>X28</td>
<td>X27</td>
<td>X26</td>
<td>X25</td>
<td>X24</td>
</tr>
</tbody>
</table>

Legend:
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- ‘-n’ = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- **x** = Bit is unknown

**Legend:**
- bit 15-0 **X<31:16>:** XOR of Polynomial Term x^n Enable bits
Register 3-5: **CRCDATL**: CRC Data Low Register

<table>
<thead>
<tr>
<th>Bit 15-0</th>
<th>DATA&lt;15:0&gt;: CRC Input Data bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 15</td>
<td>Writing to this register fills the FIFO; reading from this register returns '0'.</td>
</tr>
</tbody>
</table>

Register 3-6: **CRCDATH**: CRC Data High Register

<table>
<thead>
<tr>
<th>Bit 15-0</th>
<th>DATA&lt;31:16&gt;: CRC Input Data bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 15</td>
<td>Writing to this register fills the FIFO; reading from this register returns '0'.</td>
</tr>
</tbody>
</table>
**32-Bit Programmable Cyclic Redundancy Check (CRC)**

Register 3-7: **CRCWDATL: CRC Shift Low Register**

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SDATA15</td>
<td>SDATA14</td>
<td>SDATA13</td>
<td>SDATA12</td>
<td>SDATA11</td>
<td>SDATA10</td>
<td>SDATA9</td>
<td>SDATA8</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>bit 15</th>
</tr>
</thead>
<tbody>
<tr>
<td>bit 8</td>
</tr>
</tbody>
</table>

**Legend:**
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **-n** = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- **x** = Bit is unknown

**bit 15-0**  
**SDATA<15:0>: CRC Shift Register bits**  
Writing to this register writes to the CRC Shift register through the CRC write bus. Reading from this register reads the CRC read bus.

Register 3-8: **CRCWDATH: CRC Shift High Register**

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SDATA31</td>
<td>SDATA30</td>
<td>SDATA29</td>
<td>SDATA28</td>
<td>SDATA27</td>
<td>SDATA26</td>
<td>SDATA25</td>
<td>SDATA24</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>bit 15</th>
</tr>
</thead>
<tbody>
<tr>
<td>bit 8</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SDATA23</td>
<td>SDATA22</td>
<td>SDATA21</td>
<td>SDATA20</td>
<td>SDATA19</td>
<td>SDATA18</td>
<td>SDATA17</td>
<td>SDATA16</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>bit 7</th>
</tr>
</thead>
<tbody>
<tr>
<td>bit 0</td>
</tr>
</tbody>
</table>

**Legend:**
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **-n** = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- **x** = Bit is unknown

**bit 15-0**  
**DATA<31:16>: CRC Shift Register bits**  
Writing to this register writes to the CRC Shift register through the CRC write bus. Reading from this register reads the CRC read bus.
4.0  CRC ENGINE

4.1  Generic CRC Engine

The CRC engine is a serial shifting CRC calculator with feedforward and feedback points, configurable though multiplexer settings. A simple version of the CRC shift engine is shown in Figure 4-1.

The CRC algorithm uses a simplified form of arithmetic process, using the XOR operation instead of binary division. The coefficients of the generator polynomial are programmed with the CRCXORL<15:1> and CRCXORH<31:16> bits. Writing a '1' into a location enables XORing of that element in the polynomial. The length of the polynomial is programmed using the PLEN<4:0> bits in the CRCCON2 register (CRCCON2<4:0>). The PLEN<4:0> value signals the length of the polynomial and switches a multiplexer to indicate the tap from which the feedback originated.

The result of the CRC calculation is obtained by reading the holding registers through the CRC read bus. A direct write path to the CRC Shift registers is also provided through the CRC write bus. This path is accessed by the CPU through the CRCWDATL and CRCWDATH registers.

Figure 4-1: CRC Shift Engine Detail

Note 1: Each XOR stage of the shift engine is programmable. See text for details.

2: Polynomial Length $n$ is determined by (PLEN<4:0> + 1).
5.0 CONTROL LOGIC

5.1 Polynomial Interface

The CRC module can be programmed for CRC polynomials of up to the 32\textsuperscript{nd} order, using up to 32 bits. Polynomial length, which reflects the highest exponent in the equation, is selected by the PLEN<4:0> bits (CRCCON2<4:0>). The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation functionally; this includes an XOR operation on the corresponding bit in the CRC engine. Clearing the bit disables the XOR. For example, consider two CRC polynomials, one a 16-bit equation and the other a 32-bit equation:

**Equation 5-1:**

\[
x^{16} + x^{12} + x^5 + 1 \\
and \quad x^{32} + x^{26} + x^{23} + x^{16} + x^{12} + x^11 + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1
\]

To program this polynomial into the CRC generator, set the register bits as shown in Table 5-1.

<table>
<thead>
<tr>
<th>CRC Control Bits</th>
<th>Bit Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>16-Bit Polynomial</td>
<td>32-Bit Polynomial</td>
</tr>
<tr>
<td>PLEN&lt;4:0&gt;</td>
<td>01111</td>
</tr>
<tr>
<td>X&lt;31:16&gt;</td>
<td>0000 0000 0000 0000</td>
</tr>
<tr>
<td>X&lt;15:1&gt;</td>
<td>0001 0000 0010 000x</td>
</tr>
</tbody>
</table>

Note that the appropriate positions are set to ‘1’ to indicate that they are used in the equation (e.g., X26 and X23). The 0 bit required by the equation is always XORed; thus, X0 is a don’t care. The Most Significant bit (MSb) of the polynomial does not affect the calculation and can be set to zero.

5.2 Data Interface

The module accommodates user-defined input data width for calculating CRC. Input data width can be configured to any value, between 1 and 32 bits, using the DWIDTH<4:0> bits (CRCCON2<12:8>).

The input data is fed to the CRCDATL and CRCDATH registers. Depending upon the configuration of the DWIDTH<4:0> bits, the width of the CRCDATL and CRCDATH registers is configured.

For data width less than, or equal to, 16 bits, only the CRCDATL register has to be used and any writes to the CRCDATH register will be ignored.

For data width greater than 16 bits, both the CRCDATL and CRCDATH registers should be used. The user must write the lower 16 bits (word) into the CRCDATL register first and then the upper bits into the CRCDATH register.

**Note:** For data width less than, or equal to, 8 bits, the user should feed the input data through byte operations into the CRCDATL register.
5.3 Data Shift Direction

The LENDIAN bit (CRCCON1<3>) is used to control the shift direction. By default, the CRC module will shift data through the engine, MSb first (LENDIAN = 0). Setting LENDIAN to ‘1’ causes the CRC module to shift data, LSb first. This setting allows better integration with various communication schemes and removes the overhead of reversing the bit order in software. Note that this only changes the direction the data is shifted into the engine. The result of the CRC calculation will still be a normal CRC result, not a reverse CRC result.

The PIC24 and dsPIC33 are little endian devices. When the CRC module is configured for the big endian (LENDIAN = 0), the input data bytes and words must be swapped in the application code before loading them into the CRCDAT registers.

5.4 FIFO

The module incorporates a FIFO that works with a variable data width. The data width is defined by the DWIDTH<4:0> bits (CRCCON2<12:8>). It can be configured to any value, between 1 and 32 bits. The logic associated with the FIFO contains a 5-bit counter, called VWORD (VWORD<4:0> or CRCCON1<12:8>). The value in the VWORD<4:0> bits indicates the number of new data elements in the FIFO.

The FIFO is:
- 16-word deep when DWIDTH<4:0> ≤ 7 (data words, 8-bit-wide or less)
- 8-word deep when DWIDTH<4:0> ≤ 15 (data words from 9 to 16-bit-wide)
- 4-word deep when DWIDTH<4:0> ≤ 31 (data words from 17 to 32-bit-wide)

The data for which the CRC is to be calculated must first be written into the FIFO by the CPU using the CRCDAT registers. Reading the CRCDAT registers always returns zero.

Filling the FIFO with Less Than or Equal to 8-Bit Data:

With an 8-bit or less data word width setting, the FIFO increments on a write to the lower or the upper byte of the CRCDATL register. The smallest data element that can be written into the FIFO is 1 byte. When a single 16-bit word is loaded into the CRCDATL register, the lower byte is written into the FIFO first and the higher byte is written next.

For example, if DWIDTH<4:0> is five, then the size of the data is DWIDTH<4:0> + 1 or six. The data is written as a whole byte; the two unused upper bits are ignored by the module. Once the data byte is written into the CRCDATL register, the value of the VWORD<4:0> bits (CRCCON1<12:8>) increments by one.

Filling the FIFO with Greater Than 8-Bit and Less Than/Equal to 16-Bit Data:

With greater than 8-bit, and less than or equal to a 16-bit data word width setting, the FIFO is loaded on a write to the CRCDATL register. Any write to the CRCDATH register will be ignored. The value of the VWORD<4:0> bits is incremented for every write to the CRCDATL register.

Filling the FIFO with Greater Than 16 and Less Than 32-Bit Data:

When the data width is greater than 16 bits, any write to the CRCDATH register increments the VWORD<4:0> bits by one. Writing the lower word into the CRCDATL register must be done before writing the upper word into the CRCDATH register.

To accommodate the, MSb first shift method (LENDIAN = 0), byte and word swapping must be done in software when filling the FIFO. Pictorial descriptions of FIFO for different data widths are shown in the Figure 5-1, Figure 5-2 and Figure 5-3.

**Note:** Ensure that the new data is not written into the CRCDATL and CRCDATH registers when the CRCFUL bit is set; if the new data is written, it will be ignored.

When all shifts are done (the FIFO is empty and the CRC shift engine is idle), it is possible to change the FIFO width (DWIDTH<4:0> bits) without any information loss or CRC result damage.
Figure 5-1: Filling the FIFO Word Width ≤ 8 Bits

<table>
<thead>
<tr>
<th>Initial Conditions:</th>
<th>Code Executed to Fill the FIFO:</th>
</tr>
</thead>
<tbody>
<tr>
<td>W1 = 0x0201</td>
<td>MOV.W W1, CRCDATL; low byte is written first, then high byte</td>
</tr>
<tr>
<td>W2 = 0x0403</td>
<td>MOV.W W2, CRCDATL; low byte is written first, then high byte</td>
</tr>
<tr>
<td>W3 = 0x0005</td>
<td>MOV.B W3, CRCDATL; low byte only</td>
</tr>
<tr>
<td>W4 = 0x0006</td>
<td>MOV.B W4, CRCDATL; low byte only</td>
</tr>
<tr>
<td>W5 = 0x0007</td>
<td>MOV.B W5, CRCDATL; low byte only</td>
</tr>
<tr>
<td>W6 = 0x0008</td>
<td>MOV.B W6, CRCDATL; low byte only</td>
</tr>
</tbody>
</table>

Resulting FIFO:

<table>
<thead>
<tr>
<th>Write</th>
<th>Location</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>W6L</td>
<td>7</td>
<td>0x08</td>
</tr>
<tr>
<td>W5L</td>
<td>6</td>
<td>0x07</td>
</tr>
<tr>
<td>W4L</td>
<td>5</td>
<td>0x06</td>
</tr>
<tr>
<td>W3L</td>
<td>4</td>
<td>0x05</td>
</tr>
<tr>
<td>W2H</td>
<td>3</td>
<td>0x04</td>
</tr>
<tr>
<td>W2L</td>
<td>2</td>
<td>0x03</td>
</tr>
<tr>
<td>W1H</td>
<td>1</td>
<td>0x02</td>
</tr>
<tr>
<td>W1L</td>
<td>0</td>
<td>0x01</td>
</tr>
</tbody>
</table>

Figure 5-2: Filling the FIFO Word Width > 8 Bits and ≤ 16 Bits

<table>
<thead>
<tr>
<th>Initial Conditions:</th>
<th>Code Executed to Fill the FIFO:</th>
</tr>
</thead>
<tbody>
<tr>
<td>W1 = 0x0201</td>
<td>MOV.W W1, CRCDATL; word</td>
</tr>
<tr>
<td>W2 = 0x0403</td>
<td>MOV.W W2, CRCDATL; low byte</td>
</tr>
<tr>
<td>W3 = 0x0005</td>
<td>MOV.W W3, CRCDATL; word</td>
</tr>
<tr>
<td>W4 = 0x0006</td>
<td>MOV.W W4, CRCDATL; word</td>
</tr>
</tbody>
</table>

Resulting FIFO:

<table>
<thead>
<tr>
<th>Write</th>
<th>Location</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>W4</td>
<td>3</td>
<td>0x0D04</td>
</tr>
<tr>
<td>W3</td>
<td>2</td>
<td>0x0C03</td>
</tr>
<tr>
<td>W2L</td>
<td>1</td>
<td>0x-02(1)</td>
</tr>
<tr>
<td>W1</td>
<td>0</td>
<td>0x0A01</td>
</tr>
</tbody>
</table>

Note 1: Values of “-” indicates that the FIFO contains stale data from previous operations due to the way in which it was filled.

Figure 5-3: Filling the FIFO Word Width > 16 Bits and ≤ 32 Bits

<table>
<thead>
<tr>
<th>Initial Conditions:</th>
<th>Code Executed to Fill the FIFO:</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV.W W1, CRCDATL; low word</td>
<td></td>
</tr>
<tr>
<td>MOV.W W2, CRCDATH; high word, write to FIFO occurs here</td>
<td></td>
</tr>
<tr>
<td>MOV.W W3, CRCDATL; low word</td>
<td></td>
</tr>
<tr>
<td>MOV.W W4, CRCDATH; high word, write to FIFO occurs here</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Word Width &gt; 16 Bits and ≤ 32 Bits:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write</td>
</tr>
<tr>
<td>-------</td>
</tr>
<tr>
<td>W4, W3</td>
</tr>
<tr>
<td>W2, W1</td>
</tr>
</tbody>
</table>
5.5 CRC Engine Interface

5.5.1 FIFO TO CRC SHIFT ENGINE

To start moving the data from the FIFO to the CRC shift buffer, the CRCGO bit (CRCCON1<4>) must be set. The serial shifter starts shifting data from the shift buffer to the CRC shift engine, starting from the MSb first for LENDIAN = 0, and LSb first for LENDIAN = 1, when CRCGO = 1 and the value of VWORD<4:0> is greater than zero. If the CRCFUL bit was set earlier, then it is cleared when the VWORDx bits decrement by one. The VWORD<4:0> bits decrement by one when a FIFO location is moved to the shift buffer. The serial shifter continues shifting until the VWORD<4:0> bits reach zero, at which point, the CRCMPT bit becomes set to indicate that the FIFO is empty. If the CRCGO bit is reset manually during CRC calculation, then the CRC shift engine will stop calculating until the CRCGO bit is set.

The application can write into the FIFO while the shift operation is in progress. The CRCFUL bit should be monitored. If the CRCFUL bit is not set, another word can be written into the FIFO. At least one instruction cycle must pass after a write to the CRCDAT registers, before a read of the valid value of the VWORD<4:0> bits.

When the VWORD<4:0> bits reach the maximum value for the configured value of the DWIDTH<4:0> bits, the CRCFUL bit becomes set. When the VWORDx bits reach zero, the CRCMPT bit becomes set. The FIFO is emptied and the VWORD<4:0> bits are set to ‘00000’ whenever CRCEN is ‘0’.

The frequency of the CRC shift clock is twice that of the CPU instruction clock cycle, thus making this hardware shifting process faster than a software shifter. This means that for a given data width, it takes half that number of instructions for each word to complete the calculation. For example, it takes 16 cycles to calculate the CRC for a single word of 32-bit data.

5.5.2 NUMBER OF INSTRUCTION CYCLES TO SHIFT DATA

The data from FIFO goes to the shift buffer. It takes 2 instruction cycles to start moving the data words from FIFO to the shift buffer. The data from the shift buffer is then shifted to the CRC shift engine. For a given value of the DWIDTH<4:0> bits, it will take (DWIDTH<4:0> + 1)/2 instruction cycles to completely move the data from the shift buffer to the CRC shift engine. For example, if DWIDTH<4:0> = 5, then the data length is 6 bits (DWIDTH<4:0> + 1) and 3 cycles are required to shift the data. In this case, only 6 bits of a byte are shifted out. The two MSbs of each byte are don’t care bits. Similarly, for a 12-bit polynomial selection, the Most Significant 4 bits of each word are ignored.

5.5.3 CRC INITIAL VALUE

The direct write path to the CRC Shift registers is provided through the CRC write bus. This path is accessed by the CPU through the CRCWDATL and CRCWDATH registers. These registers can be loaded with a desired CRC initial value prior to the start of the calculations. The CRC initial value must be in non-direct form. The non-direct form is a value for which the CRC is equal to the desired CRC initial value (direct initial value). For example, if the application uses CRC-32 polynomial, 0x04C11DB7, and must start the calculations from the CRC direct initial value, 0xFFFFFFFF, then the non-direct value, 0x46AF6449, must be loaded in the CRCWDATL and CRCWDATH registers (the CRC of this non-direct value, 0x46AF6449, is 0xFFFFFFFF). When the non-direct initial value is written into the shift engine using the CRCWDAT registers, it will be converted by the CRC module to the direct initial value after (PLEN<4:0> + 1)/2 instruction cycles.

Note: The CRC non-direct initial value of zero is zero.
Example 5-1 shows a possible software routine to get the non-direct initial value from the direct initial value.

Example 5-1: Software Routine to Calculate the Non-Direct Initial Value

```c
unsigned long CalculateNonDirectSeed(
    unsigned long seed, // direct CRC initial value
    unsigned long polynomial, // polynomial
    unsigned char polynomialOrder) // polynomial order
{
    unsigned char lsb;
    unsigned char i;
    unsigned long msbmask;

    msbmask = ((unsigned long)1)<<(polynomialOrder-1);

    for (i=0; i<polynomialOrder; i++) {
        lsb = seed & 1;
        if (lsb) seed ^= polynomial;
        seed >>= 1;
        if (lsb) seed |= msbmask;
    }

    return seed; // return the non-direct CRC initial value
}
```

The CRC module can be used to get the non-direct initial value. To do this, the following steps should be completed:

1. Enable the CRC module (CRCEN = 1) and shifts (CRCGO = 1).
2. Shift the polynomial value right by one.
3. Reverse the bit order of the shifted polynomial value.
4. Write this result in the CRCXOR registers.
5. Set data width and polynomial length (DWIDTH<4:0> and PLEN<4:0> bits) to the polynomial order (length).
6. Reverse the bit order of the desired direct initial value.
7. Write the reversed initial value in CRCWDAT registers.
8. Write a dummy data to the CRCDAT registers and wait 2 instruction cycles to move the data from the FIFO to the shift buffer, and (PLEN<4:0> + 1)/2 instruction cycles to shift out the result;
   OR
   Clear the CRC Interrupt Selection bit (CRCISEL = 0) to get the interrupt when shifts from the shift buffer are done, clear CRC interrupt flag, write a dummy data in the CRCDAT registers and wait for the CRC interrupt flag to set.
9. Read the value from CRCWDAT registers.
10. Reverse the bit order of the read result; it will give the final non-direct initial value.
Example 5-2 explains the steps described above.

Example 5-2: Routine to Calculate the Non-Direct Initial Value Using the CRC Module

```c
unsigned long CalculateNonDirectSeed(unsigned long seed, // direct CRC initial value
                                    unsigned long polynomial, // polynomial
                                    unsigned char polynomialOrder) // polynomial order (valid values are
                                        // 8, 16, 32 bits)
{
    CRCCON1 = 0;
    CRCCON2 = 0;

    CRCCON1bits.CRCEN = 1;  // enable CRC
    CRCCON1bits.CRCISEL = 0;          // interrupt when all shifts are done
    CRCCON2bits.DWIDTH = polynomialOrder-1;           // data width
    CRCCON2bits.PLEN = polynomialOrder-1;           // polynomial length
    CRCCON1bits.CRCGO = 1;           // start CRC calculation

    polynomial >>= 1;                // shift the polynomial right

    polynomial = ReverseBitOrder(polynomial, polynomialOrder); // reverse bits order of the
                                                                // polynomial
    CRCXORL = (unsigned short)(polynomial&0x0000FFFF); // set the reversed polynomial
    CRCXORH = (unsigned short)(polynomial>>16);
    seed = ReverseBitOrder(seed, polynomialOrder);     // reverse bits order of the seed value
    CRCWDATL = (unsigned short)(seed&0x0000FFFF);     // set seed value
    CRCWDATH = (unsigned short)(seed>>16);

    _CRCIF = 0;               // clear interrupt flag
    switch(polynomialOrder)                // load dummy data to shift out the
                                           // seed result
    {
        case 8:
            *((unsigned char*)&CRCDATL) = 0;         // load byte
            while(!_CRCIF);            // wait until shifts are done
            seed = CRCWDATL&0x00ff;              // read reversed seed
            break;
        case 16:
            CRCDATL = 0;              // load short
            while(!_CRCIF);              // wait until shifts are done
            seed = CRCWDATL;              // read reversed seed
            break;
        case 32:
            // load long
            CRCDATL = 0;
            CRCDATH = 0;
            while(!_CRCIF);              // wait for shifts are done
            seed = ((unsigned long)CRCWDATH<<16)|CRCWDATL; // read reversed seed
            break;
        default:
            ;
    }

    seed = ReverseBitOrder(seed, polynomialOrder); // reverse the bit order to get the // non-direct seed
    return seed;                // return the non-direct CRC initial value
}
```
Example 5-2: Routine to Calculate the Non-Direct Initial Value Using the CRC Module (Continued)

```c
// WHERE THE FUNCTION TO REVERSE THE BIT ORDER CAN BE

unsigned long ReverseBitOrder(unsigned long data, // input data
                                unsigned char numberOfBits) // width of the input data,
                                // valid values are 8,16,32 bits
{
    unsigned long maskin  = 0;
    unsigned long maskout = 0;
    unsigned long result  = 0;
    unsigned char i;

    switch(numberOfBits)
    {
        case 8:
            maskin  = 0x80;
            maskout = 0x01;
            break;
        case 16:
            maskin  = 0x8000;
            maskout = 0x0001;
            break;
        case 32:
            maskin  = 0x80000000;
            maskout = 0x00000001;
            break;
        default:
    }

    for(i=0; i<numberOfBits; i++)
    {
        if(data&maskin){
            result |= maskout;
        }
        maskin >>= 1;
        maskout <<= 1;
    }

    return result;
}
```

To continue calculations of the full data message in the applications where the intermediate CRC sums must be read in the middle of the calculations, the non-direct value must be calculated and set to the CRCWDAT registers again. In this case, the CRC direct initial value will be an intermediate CRC result read.
5.5.4 CRC RESULT

The CRC module requires extra \((\text{PLEN}<4:0> + 1)/2\) instruction cycles to finish the calculations. To generate these additional cycles, the dummy data, with the width equal to the polynomial order (length), must be loaded into the CRCDAT registers. After the shifts are finished, the final CRC result can be read from the CRCWDAT registers (the CRCWDAT registers provide the direct access to the CRC Shift register).

After all data is loaded into the CRC module, the following steps should be done to get the final CRC result. If the data width \((\text{DWIDTH}<4:0>\) bits) is more than the polynomial length \((\text{PLEN}<4:0>\) bits):

1. Wait for the data FIFO to empty (CRCMPT bit is set).
2. Wait \((\text{DWIDTH}<4:0> + 1)/2\) instruction cycles to make sure that shifts from the shift buffer are finished.
3. Change the data width to the polynomial length \((\text{DWIDTH}<4:0> = \text{PLEN}<4:0>)\).
4. Write one dummy data word to the CRCDAT registers.
5. Wait 2 instruction cycles to move the data from the FIFO to the shift buffer and \((\text{PLEN}<4:0> + 1)/2\) instruction cycles to shift out the result; OR
   - Clear the CRC Interrupt Selection bit \((\text{CRCISEL} = 0)\) to get the interrupt when all shifts are done. Clear the CRC interrupt flag. Write dummy data in the CRCDAT registers and wait until the CRC interrupt flag is set.
6. Read the final CRC result from the CRCWDAT registers.
7. Restore the data width \((\text{DWIDTH}<4:0>\) bits) for further calculations (OPTIONAL).

If the data width \((\text{DWIDTH}<4:0>\) bits) is equal to, or less than, the polynomial length \((\text{PLEN}<4:0>\) bits), the procedure to get the result can be different:

1. Clear the CRC Interrupt Selection bit \((\text{CRCISEL} = 0)\) to get the interrupt when all shifts are done.
2. Suspend the calculation by setting \(\text{CRCGO} = 0\).
3. Clear the CRC interrupt flag.
4. Write the dummy data with the total data length equal to the polynomial length in the CRCDAT registers.
5. Resume the calculation by setting \(\text{CRCGO} = 1\).
6. Wait until the CRC interrupt flag is set.
7. Read the final CRC result from the CRCWDAT registers.

When the CRC result is achieved, the CRC non-direct initial value should be written again into the CRCWDAT registers to clear/reset the shift buffer from the previously loaded dummy data to start a new calculation.
Example 5-3 shows the steps described above for the polynomial orders of 8, 16 and 32 bits.

Example 5-3: Routine to Get the Final CRC Result

```c
unsigned long GetCRC(unsigned char polynomialOrder, // valid values are 8,16,32
   unsigned char currentDataWidth) // valid values are 8,16,32
{
   unsigned long crc = 0;

   while(!CRCCON1bits.CRCMPT); // wait until data FIFO is empty

   asm volatile ("repeat %0\n nop" : : "r"(currentDataWidth>>1)); // wait until previous data
   // shifts are done
   CRCCON2bits.DWIDTH  = polynomialOrder-1;            // set data width to polynomial
   // length
   CRCCON1bits.CRCISEL = 0;            // interrupt when all shifts are done

   __CRCIF = 0; // clear interrupt flag

   switch(polynomialOrder)
   {
   case 8:            // polynomial length is 8 bits
      *((unsigned char*)&CRCDATL) = 0;           // load byte
      while(!_CRCIF);           // wait until shifts are done
      crc = CRCWDATL&0x00ff;           // get crc
      break;
   case 16:            // polynomial length is 16 bits
      CRCDATL = 0;           // load short
      while(!_CRCIF);           // wait until shifts are done
      crc = CRCWDATL;           // get crc
      break;
   case 32:            // polynomial length is 32 bits
      CRCDATL = 0;           // load long
      CRCDATH = 0;
      while(!_CRCIF);           // wait until shifts are done
      crc = ((unsigned long)CRCWDATH<<16)|CRCWDATL;  // get crc
      break;
   default: // polynomial length is 'default'
      break;
   }

   CRCCON2bits.DWIDTH  = currentDataWidth-1;            // restore data width for further
   // calculations

   return crc;            // return the final CRC value
}
```

5.6 Interrupt Operation

The module generates an interrupt that is configurable by the user for either of the two conditions. If CRCISEL is '1', an interrupt is generated when the VWORD<4:0> bits make a transition from a value of '1' to '0'. If CRCISEL is '0', an interrupt will be generated when the FIFO is empty and shifts from the shift buffer are finished.

The table in Section 9.0 “Register Maps” details the Interrupt register associated with the CRC module. For more details on interrupts and interrupt priority settings, refer to the “Interrupts” section in the “dsPIC33/PIC24 Family Reference Manual”.

© 2009-2013 Microchip Technology Inc.
6.0 ADVANTAGES OF PROGRAMMABLE CRC MODULE

The CRC algorithm is straightforward to implement in software. However, it requires considerable
CPU bandwidth to implement the basic requirements, such as shift, bit test and XOR. Moreover,
CRC calculation is an iterative process and additional software overhead for data transfer
instructions puts enormous burden on the MIPS requirement of a microcontroller.

The CRC engine in the dsPIC33/PIC24 devices calculates the CRC checksum without CPU
intervention; moreover, it is much faster than the software implementation. The CRC engine
consumes only half of an instruction cycle per bit for its calculation as the frequency of the CRC
shift clock is twice that of the dsPIC33/PIC24 instruction clock cycle. For example, the CRC
hardware engine takes only about 64 instruction cycles to calculate a CRC checksum on a
message that is 128 bits (16x8) long. If the same calculation is implemented in software, it will
consume more than a thousand instruction cycles, even for an optimized piece of code.

7.0 APPLICATION OF CRC MODULE

Calculating a CRC is a robust error checking algorithm in digital communication for messages
containing several bytes or words. After calculation, the checksum is appended to the message
and transmitted to the receiving station. The receiver calculates the checksum with the received
message to verify the data integrity.

7.1 Variations

The 32-bit programmable CRC module of the dsPIC33/PIC24 devices can be programmed to
shift out either the MSb or LSb first. MSb first is a popular implementation as employed in
XMODEM protocol. In one of the variations (CCITT protocol) for CRC calculation, the LSb is
shifted out first. Discussions on all the variations are beyond the scope of this document, but
several variations of CRC can be implemented using the 32-bit programmable CRC module in
dsPIC33/PIC24 devices.

The choice of the polynomial length, and the polynomial itself, are application dependent.
Polynomial lengths of 5, 7, 8, 10, 12, 16 and 32 are normally used in various standard
implementations. The following sections explain the recommended step-by-step procedure for
CRC calculation. Users can decide whether zeros, or any other values, need to be appended to
the message stream. Depending on the application, the user may decide whether any value
needs to be appended at all.

7.2 Typical Operation

To use the module for a typical CRC calculation:
1. Set the CRCEN bit to enable the module.
2. Configure the module for desired operation:
   a) Program the desired polynomial using the CRCXOR registers and PLEN<4:0> bits.
   b) Configure the data width and shift direction using the DWIDTH<4:0> and LENDIAN
      bits.
3. Set the CRCGO bit to start the calculations.
4. Set the desired CRC non-direct initial value by writing to the CRCWDAT registers.
5. Load all data into the FIFO by writing to the CRCDAT registers as space becomes
   available (the CRCFUL bit must be zero before the next data loading).
6. Wait until the data FIFO is empty (CRCMPT bit is set).
7. Read the CRC result as described in Section 5.5.4 “CRC Result”. 
Example 7-1, Example 7-2, Example 7-3, Example 7-4 and Example 7-5 provide examples for different combinations between polynomial length, data width and shift direction.

Example 7-1: 8-Bit Polynomial with 32-Bit Data Width When MSb is Shifted First (CRC SMBus)

```c
// ASCII bytes "12345678"
volatile unsigned char __attribute__((aligned(2))) message[] = {'1','2','3','4','5','6','7','8'};
volatile unsigned char crcResultCRCSMBUS = 0;

int main (void)
{
    unsigned short* pointer;
    unsigned short length;
    unsigned short data_high;
    unsigned short data_low;

    // standard CRC-SMBUS
    #define CRCSMBUS_POLYNOMIAL ((unsigned short)0x0007)    
    #define CRCSMBUS_SEED_VALUE ((unsigned short)0x0000)    // non-direct of 0x00

    CRCON1 = 0;
    CRCON2 = 0;

    CRCON1bits.CRCEN = 1; // enable CRC
    CRCON1bits.LENDIAN = 0;  // big endian
    CRCON1bits.CRCISEL = 0; // interrupt when all shifts are done
    CRCON2bits.DWIDTH = 32-1;  // 32-bit data width
    CRCON2bits.PLEN = 8-1;    // 8-bit polynomial order
    CRCON1bits.CRCGO = 1;     // start CRC calculation

    CRCXORL = CRCSMBUS_POLYNOMIAL;    // set polynomial
    CRCXORH = 0;

    CRCWDATL = CRCSMBUS_SEED_VALUE;     // set initial value
    CRCWDATH = 0;

    pointer = (unsigned short*)message; // calculate CRC
    length = sizeof(message)/sizeof(unsigned long);
    while(length--)
    {
```
Example 7-1:  8-Bit Polynomial with 32-Bit Data Width When MSb is Shifted First (CRC SMBus) (Continued)

```c
while(CRCCON1bits.CRCFUL);            // wait if FIFO is full
    data_low = *pointer++;          // load from little endian
    data_high = *pointer++;
asm volatile ("swap %0" : "+r"(data_low)); // swap bytes for big endian
asm volatile ("swap %0" : "+r"(data_high));
    CRCDATL = data_high;            // 32-bit word access to FIFO
    CRCDATH = data_low;            // swap 16-bit words for big endian
}
while(!CRCCON1bits.CRCMPT);            // wait until FIFO is empty
asm volatile ("repeat #16-#2\n nop");        // 16 cycles maximum for 32-bit data width
CRCCON2bits.DWIDTH = 8-1; // 8-bit
    // switch data width to polynomial length
_CRCIF = 0; // clear the interrupt flag
*((unsigned char*)&CRCDATL) = 0;            // byte access to FIFO
while(!_CRCIF);
    crcResultCRCSMBUS = CRCDATL&0x00ff;         // get CRC result (must be 0xC7)
    while(1);
return 1;
}
```
32-Bit Programmable Cyclic Redundancy Check (CRC)

Example 7-2: 16-Bit Polynomial with 16-Bit Data Width When LSb is Shifted First (CRC 16)

```c
// ASCII bytes "87654321"
volatile unsigned short message[] = {0x3738,0x3536,0x3334,0x3132};

volatile unsigned short crcResultCRC16 = 0;

int main (void)
{
    unsigned short* pointer;
    unsigned short length;
    unsigned short data;

    /******************************************************************************
    // standard CRC-16
    /******************************************************************************
    #define CRC16_POLYNOMIAL ((unsigned short)0x8005)
    #define CRC16_SEED_VALUE ((unsigned short)0x0000) // non-direct of 0x0000

    CRCCON1 = 0;
    CRCCON2 = 0;

    CRCCON1bits.CRCEN = 1;             // enable CRC
    CRCCON1bits.CRCISEL = 0;           // interrupt when all shifts are done
    CRCCON1bits.LENDIAN = 1;           // little endian
    CRCCON2bits.DWIDTH  = 16-1;        // 16-bit data width
    CRCCON2bits.PLEN    = 16-1;        // 16-bit polynomial order
    CRCCON1bits.CRCGO   = 1;           // start CRC calculation

    CRCXORL = CRC16_POLYNOMIAL;        // set polynomial
    CRCXORH = 0;

    CRCDATL = CRC16_SEED_VALUE;        // set initial value
    CRCDATH = 0;

    pointer = (unsigned short*)message; // calculate CRC
    length = sizeof(message)/sizeof(unsigned short);

    while(length--)
    {
        while(CRCCON1bits.CRCFUL);     // wait if FIFO is full

        data = *pointer++;              // load data

        CRCDATL = data;                 // 16-bit word access to FIFO
    }

    while(CRCCON1bits.CRCFUL);        // wait if FIFO is full
```

© 2009-2013 Microchip Technology Inc.  DS30009729B-page 23
Example 7-2: 16-Bit Polynomial with 16-Bit Data Width When LSb is Shifted First (CRC 16) (Continued)

```c
CRCCON1bits.CRCGO = 0; // suspend CRC calculation to clear interrupt flag
_CRCIF = 0; // clear interrupt flag
CRCDATL = 0; // load dummy data to shift out the CRC result // data width must be equal to polynomial length
CRCCON1bits.CRCGO = 1; // resume CRC calculation
while(!_CRCIF); // wait until shifts are done
crcResultCRC16 = CRCWDATL; // get CRC result (must be 0xE716)
while(1);
return 1;
}```
Example 7-3: 16-Bit Polynomial with 16-Bit Data Width When MSb is Shifted First (CRC CCITT)

```c
// ASCII bytes "87654321"
volatile unsigned short message[] = {0x3738,0x3536,0x3334,0x3132};

volatile unsigned short crcResultCRCCCITT = 0;

int main (void)
{
    unsigned short* pointer;
    unsigned short length;
    unsigned short data;

    // standard CRC-CCITT
    #define CRCCCITT_POLYNOMIAL ((unsigned short)0x1021)
    #define CRCCCITT_SEED_VALUE ((unsigned short)0x84CF) // non-direct of 0xffff

    CRCCON1 = 0;
    CRCCON2 = 0;

    CRCCON1bits.CRCEN   = 1;           // enable CRC
    CRCCON1bits.CRCISEL = 0;           // interrupt when all shifts are done
    CRCCON1bits.LENDIAN = 0;           // big endian
    CRCCON2bits.DWIDTH  = 16-1;           // 16-bit data width
    CRCCON2bits.PLEN    = 16-1;            // 16-bit polynomial order
    CRCCON1bits.CRCGO   = 1;           // start CRC calculation

    CRCXORL = CRCCCITT_POLYNOMIAL;         // set polynomial
    CRCXORH = 0;

    CRCWDATL = CRCCCITT_SEED_VALUE;        // set initial value
    CRCWDATH = 0;

    pointer = (unsigned short*)message;        // calculate CRC
    length = sizeof(message)/sizeof(unsigned short);

    while(length--)
    {
        while(CRCCON1bits.CRCFUL);            // wait if FIFO is full

        data = *pointer++;          // load data

        asm volatile ("swap %0" : "r"(data));            // swap bytes for big endian
    }
```

Example 7-3: 16-Bit Polynomial with 16-Bit Data Width When MSb is Shifted First (CRC CCITT) (Continued)

```c
CRCDATL = data; // 16 bit word access to FIFO
}
while(CRCCON1bits.CRCFUL); // wait if FIFO is full
CRCCON1bits.CRCGO = 0; // suspend CRC calculation to clear interrupt flag
_CRCIF = 0; // clear interrupt flag

CRCDATL = 0; // load dummy data to shift out the CRC result
// data width must be equal to polynomial length
CRCCON1bits.CRCGO = 1; // resume CRC calculation

while(!_CRCIF); // wait until shifts are done

crcResultCRCCCITT = CRCWDATL; // get CRC result (must be 0x9B4D)
while(1);
return 1;
)
```
### Example 7-4: 32-Bit Polynomial with 32-Bit Data Width When LSb is Shifted First (CRC 32)

```c
// ASCII bytes "12345678"
volatile unsigned char __attribute__((aligned(4))) message[] = {'1','2','3','4','5','6','7','8'};

// function to reverse the bit order (OPTIONAL)
unsigned long ReverseBitOrder(unsigned long data);

volatile unsigned long crcResultCRC32 = 0;

int main(void)
{
    unsigned short* pointer;
    unsigned short length;

    CRCCON1 = 0;
    CRCCON2 = 0;
    CRCCON1bits.CRCEN   = 1; // enable CRC
    CRCCON1bits.CRCISEL = 0; // interrupt when all shifts are done
    CRCCON1bits.LENDIAN = 1; // little endian
    CRCCON2bits.DWIDTH  = 32-1; // 32-bit data width
    CRCCON2bits.PLEN    = 32-1; // 32-bit polynomial order
    CRCCON1bits.CRCGO   = 1; // start CRC calculation

    CRCXORL = CRC32_POLYNOMIAL&0x0000ffff; // set polynomial
    CRCXORH = CRC32_POLYNOMIAL>>16;
    CRCWDATL = CRC32_SEED_VALUE&0x0000ffff; // set initial value
    CRCWDATH = CRC32_SEED_VALUE>>16;

    pointer = (unsigned short*)message; // calculate CRC
    length = sizeof(message)/sizeof(unsigned long);

    while(length--)
    {
        while(CRCCON1bits.CRCFUL); // wait if FIFO is full
            // 32-bit word access to FIFO
            CRCDATL = *pointer++;
            CRCDATH = *pointer++;
    }

    while(CRCCON1bits.CRCFUL); // wait if FIFO is full
```

<table>
<thead>
<tr>
<th>CRCCON1bits.CRCEN</th>
<th>enable CRC</th>
</tr>
</thead>
<tbody>
<tr>
<td>CRCCON1bits.CRCISEL</td>
<td>interrupt when all shifts are done</td>
</tr>
<tr>
<td>CRCCON1bits.LENDIAN</td>
<td>little endian</td>
</tr>
<tr>
<td>CRCCON2bits.DWIDTH</td>
<td>32-bit data width</td>
</tr>
<tr>
<td>CRCCON2bits.PLEN</td>
<td>32-bit polynomial order</td>
</tr>
<tr>
<td>CRCCON1bits.CRCGO</td>
<td>start CRC calculation</td>
</tr>
<tr>
<td>CRCXORL</td>
<td>set polynomial</td>
</tr>
<tr>
<td>CRCXORH</td>
<td>set polynomial</td>
</tr>
<tr>
<td>CRCWDATL</td>
<td>set initial value</td>
</tr>
<tr>
<td>CRCWDATH</td>
<td>set initial value</td>
</tr>
<tr>
<td>pointer</td>
<td>calculate CRC</td>
</tr>
<tr>
<td>length</td>
<td>calculate CRC</td>
</tr>
<tr>
<td>while(length--)</td>
<td>wait if FIFO is full</td>
</tr>
<tr>
<td>CRCDATL</td>
<td>32-bit word access to FIFO</td>
</tr>
<tr>
<td>CRCDATH</td>
<td>must be written first</td>
</tr>
<tr>
<td></td>
<td>must be written last</td>
</tr>
</tbody>
</table>

---

© 2009-2013 Microchip Technology Inc.  DS3009729B-page 27
Example 7-4: 32-Bit Polynomial with 32-Bit Data Width When LSb is Shifted First (CRC 32) (Continued)

```c
CRCCON1bits.CRCGO = 0;  // suspend CRC calculation to clear interrupt flag
_CRCIF = 0;              // clear interrupt flag
CRCDATL = 0;             // dummy data to shift out the CRC result
CRCDATH = 0;
CRCCON1bits.CRCGO = 1;   // resume CRC calculation
while(!_CRCIF);          // wait until shifts are done

crcResultCRC32 = ((unsigned long)CRCWDATH<<16)|CRCWDATL;  // get the final CRC result

crcResultCRC32 = ~ReverseBitOrder(crcResultCRC32);        // OPTIONAL
                  // reverse CRC value bit order and
                  // invert (must be 0x9AE0DAF)

while(1);
return 1;
}

unsigned long ReverseBitOrder(unsigned long data)
{
    unsigned long maskin;
    unsigned long maskout;
    unsigned long result = 0;
    unsigned char i;

    maskin  = 0x80000000;
    maskout = 0x00000001;

    for(i=0; i<32; i++)
    {
        if(data&maskin)
        {
            result |= maskout;
        }
        maskin >>= 1;
        maskout <<= 1;
    }

    return result;
}
```
Example 7-5: 32-Bit Polynomial with Switched Data Width When MSb is Shifted First

```c
// ASCII bytes "12345678"
volatile unsigned long message1[] = {0x34333231,0x38373635};

// ASCII bytes "123"
volatile unsigned char message2[] = {'1','2','3'};

volatile unsigned long crcResultCRC32 = 0;

int main(void)
{
    unsigned char* pointer8;
    unsigned short* pointer16;
    unsigned short length;

#define CRC32_POLYNOMIAL ((unsigned long)0x04C11DB7)
#define CRC32_SEED_VALUE ((unsigned long)0x46AF6449) // non-direct of 0xffffffff

    CRCCON1 = 0;
    CRCCON2 = 0;

    CRCCON1bits.CRCEN   = 1; // enable CRC
    CRCCON1bits.LENDIAN = 1; // little endian
    CRCCON2bits.DWIDTH  = 32-1; // 32-bit data width
    CRCCON2bits.PLEN    = 32-1; // 32-bit polynomial order
    CRCCON1bits.CRCGO   = 1; // start CRC calculation

    CRCXORL = CRC32_POLYNOMIAL&0x0000ffff; // set polynomial
    CRCXORH = CRC32_POLYNOMIAL>>16;

    CRCWDATL = CRC32_SEED_VALUE&0x0000ffff; // set initial value
    CRCWDATH = CRC32_SEED_VALUE>>16;

    pointer16 = (unsigned short*)message1; // calculate CRC
    length = sizeof(message1)/sizeof(unsigned long);
    while(length--)
    {
        while(CRCCON1bits.CRCFUL); // wait if FIFO is full
```

```c
```
Example 7-5: 32-Bit Polynomial with Switched Data Width When MSb is Shifted First (Continued)

```c
// 32-bit word access to FIFO
CRCDATL = *pointer16++;  // must be written first
CRCDATH = *pointer16++;  // must be written last

// wait until previous
// data shifts are done
while(!CRCCON1bits.CRCMPT);  // wait until FIFO is empty
asm volatile ("repeat #16-#2\n nop");  // 16 cycles maximum for 32-bit data
CRCCON2bits.DWIDTH = 8-1;  // switch the data width to 8-bit
pointer8 = (unsigned char*)message2;  // calculate CRC
length = sizeof(message2)/sizeof(unsigned char);
while(length--)
{
    while(CRCCON1bits.CRCFUL);  // wait if FIFO is full
    *((unsigned char*)&CRCDATL) = *pointer8++;  // byte access to FIFO
}

// wait until previous data shifts are done
asm volatile ("repeat #4-#2\n nop");  // 4 cycles maximum for 8-bit data
CRCCON2bits.DWIDTH = 32-1;  // switch the data width to polynomial length  // 32-bit

CRCDATL = 0;  // dummy data to shift out the CRC result
CRCDATH = 0;
asm volatile ("repeat #2+#16-#2\n nop");  // delay 2 cycles to move data from FIFO  // to shift buffer
// and 16 cycles for 32-bit word to shift out  // the final result

crcResultCRC32 = ((unsigned long)CRCWDATH<<16)|CRCWDATL;  // get the final CRC result  // (must be0xE092727E)

while(1);
return 1;
```
8.0 OPERATION IN POWER SAVE MODES

8.1 Sleep Mode

If Sleep mode is entered while the module is operating, the module is suspended in its current state until clock execution resumes.

8.2 Idle Mode

To continue full module operation in Idle mode, the CSIDL bit must be cleared prior to entry into the mode.

If CSIDL = 1, the module behaves the same way as it does in Sleep mode; pending interrupt events will be passed on, even though the module clocks are not available.
# 9.0 REGISTER MAPS

A summary of the Special Function Registers associated with the dsPIC33/PIC24 32-Bit Programmable Cyclic Redundancy Check (CRC) module is provided in Table 9-1.

## Table 9-1: Special Function Registers Associated with the Programmable CRC Module

<table>
<thead>
<tr>
<th>File Name</th>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>All Resets</th>
</tr>
</thead>
<tbody>
<tr>
<td>CRCCON1</td>
<td>CRCEN</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>VWORD0</td>
<td>VWORD1</td>
<td>VWORD2</td>
<td>VWORD3</td>
<td>VWORD4</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>0040</td>
</tr>
<tr>
<td>CRCCON2</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>0000</td>
</tr>
<tr>
<td>CRCXORL</td>
<td>X15</td>
<td>X14</td>
<td>X13</td>
<td>X12</td>
<td>X11</td>
<td>—</td>
<td>X9</td>
<td>—</td>
<td>X7</td>
<td>—</td>
<td>X6</td>
<td>—</td>
<td>X5</td>
<td>—</td>
<td>X4</td>
<td>—</td>
<td>0000</td>
</tr>
<tr>
<td>CRCXORH</td>
<td>X31</td>
<td>X30</td>
<td>X29</td>
<td>X28</td>
<td>X27</td>
<td>X26</td>
<td>X25</td>
<td>X24</td>
<td>X23</td>
<td>X22</td>
<td>X21</td>
<td>X20</td>
<td>X19</td>
<td>X18</td>
<td>X17</td>
<td>X16</td>
<td>0000</td>
</tr>
<tr>
<td>CRCDATL</td>
<td>DATA15</td>
<td>DATA14</td>
<td>DATA13</td>
<td>DATA12</td>
<td>DATA11</td>
<td>DATA10</td>
<td>DATA9</td>
<td>DATA8</td>
<td>DATA7</td>
<td>DATA6</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>0000</td>
</tr>
<tr>
<td>CRCDATH</td>
<td>DATA31</td>
<td>DATA30</td>
<td>DATA29</td>
<td>DATA28</td>
<td>DATA27</td>
<td>DATA26</td>
<td>DATA25</td>
<td>DATA24</td>
<td>DATA23</td>
<td>DATA22</td>
<td>DATA21</td>
<td>DATA20</td>
<td>DATA19</td>
<td>DATA18</td>
<td>DATA17</td>
<td>DATA16</td>
<td>0000</td>
</tr>
<tr>
<td>CRCWDATL</td>
<td>SDATA15</td>
<td>SDATA14</td>
<td>SDATA13</td>
<td>SDATA12</td>
<td>SDATA11</td>
<td>SDATA10</td>
<td>SDATA9</td>
<td>SDATA8</td>
<td>SDATA7</td>
<td>SDATA6</td>
<td>SDATA5</td>
<td>SDATA4</td>
<td>SDATA3</td>
<td>SDATA2</td>
<td>SDATA1</td>
<td>SDATA0</td>
<td>0000</td>
</tr>
<tr>
<td>CRCDATH</td>
<td>SDATA31</td>
<td>SDATA30</td>
<td>SDATA29</td>
<td>SDATA28</td>
<td>SDATA27</td>
<td>SDATA26</td>
<td>SDATA25</td>
<td>SDATA24</td>
<td>SDATA23</td>
<td>SDATA22</td>
<td>SDATA21</td>
<td>SDATA20</td>
<td>SDATA19</td>
<td>SDATA18</td>
<td>SDATA17</td>
<td>SDATA16</td>
<td>0000</td>
</tr>
<tr>
<td>IFS4</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>CRCIF</td>
<td>U2ERIF</td>
<td>U1ERIF</td>
<td>0000</td>
</tr>
<tr>
<td>IEC4</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>CRCIE</td>
<td>U2ERIE</td>
<td>U1ERIE</td>
<td>0000</td>
</tr>
<tr>
<td>IPC16</td>
<td>—</td>
<td>CRCIP2</td>
<td>CRCIP1</td>
<td>CRCIP0</td>
<td>—</td>
<td>U2ERIP2</td>
<td>U2ERIP1</td>
<td>U2ERIP0</td>
<td>—</td>
<td>U1ERIP2</td>
<td>U1ERIP1</td>
<td>U1ERIP0</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>4440</td>
</tr>
</tbody>
</table>

### Legend:
- = unimplemented, read as ‘0’. Shaded bits are not used in the operation of the programmable CRC module.

### Note 1:
Refer to the specific device data sheet for memory map details.
10.0 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33/PIC24 device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the 32-Bit Programmable Cyclic Redundancy Check (CRC) are:

<table>
<thead>
<tr>
<th>Title</th>
<th>Application Note #</th>
</tr>
</thead>
<tbody>
<tr>
<td>No related application notes at this time.</td>
<td></td>
</tr>
</tbody>
</table>

**Note:** Please visit the Microchip web site ([www.microchip.com](http://www.microchip.com)) for additional application notes and code examples for the dsPIC33/PIC24 family of devices.
11.0 REVISION HISTORY

Revision A (April 2009)
This is the initial released revision of this document.

Revision B (August 2013)
This revision includes the following changes:

• Revised description of CRCISEL in Register 3-1.
• Added additional information to Section 5.3 “Data Shift Direction”.
• Added additional information to Section 5.4 “FIFO”.
• Made corrections to Figure 5-1, Figure 5-2 and Figure 5-3.
• Revised Section 5.5 “CRC Engine Interface”.
• Revised Section 5.6 “Interrupt Operation” and added code examples.
• Revised Section 7.2 “Typical Operation” and added code examples.
• Minor grammatical corrections throughout the document.
Note the following details of the code protection feature on Microchip devices:

• Microchip products meet the specification contained in their particular Microchip Data Sheet.

• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

• Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks
The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC18J logo, rFIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, Hi-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mendi, MiWi, MPASM, MFP, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rFIC, Select Mode, SFI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.
ISBN: 978-1-62077-400-7

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
## Worldwide Sales and Service

### AMERICAS

**Corporate Office**
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277

**Technical Support:**
http://www.microchip.com/support

**Web Address:**
www.microchip.com

### ASIA/PACIFIC

**Asia Pacific Office**
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

**Australia - Sydney**
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

**China - Beijing**
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

**China - Chengdu**
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

**China - Chongqing**
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

**China - Hangzhou**
Tel: 86-571-2819-3187
Fax: 86-571-2819-3189

**China - Hong Kong SAR**
Tel: 852-2943-5100
Fax: 852-2401-3431

**China - Nanjing**
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

**China - Qingdao**
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

**China - Shanghai**
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

**China - Shenyang**
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

**China - Shenzhen**
Tel: 86-755-8664-2200
Fax: 86-755-8203-1760

**China - Wuhan**
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

**China - Xian**
Tel: 86-29-8833-7292
Fax: 86-29-8833-7256

**China - Xiamen**
Tel: 86-592-2388138
Fax: 86-592-2388130

**China - Zhuhai**
Tel: 86-756-3210040
Fax: 86-756-3210049

### ASIA/PACIFIC

**India - Bangalore**
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

**India - New Delhi**
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

**India - Pune**
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

**Japan - Osaka**
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

**Japan - Tokyo**
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771

**Korea - Daegu**
Tel: 82-53-744-4301
Fax: 82-53-744-4302

**Korea - Seoul**
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Kuala Lumpur**
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

**Malaysia - Penang**
Tel: 60-4-227-8870
Fax: 60-4-227-8850

**Philippines - Manila**
Tel: 63-2-634-9065
Fax: 63-2-634-9069

**Singapore**
Tel: 65-6334-8870
Fax: 65-6334-8850

**Taiwan - Hsin Chu**
Tel: 886-3-5778-366
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**
Tel: 886-7-213-7828
Fax: 886-7-330-9305

**Taiwan - Taipei**
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

**Thailand - Bangkok**
Tel: 66-2-694-1351
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

**Denmark - Copenhagen**
Tel: 45-4450-2828
Fax: 45-4485-2829

**France - Paris**
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

**Germany - Munich**
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

**Italy - Milan**
Tel: 39-0331-742611
Fax: 39-0331-466781

**Netherlands - Drunen**
Tel: 31-416-690399
Fax: 31-416-690340

**Spain - Madrid**
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

**UK - Wokingham**
Tel: 44-118-921-5869
Fax: 44-118-921-5820

11/29/12