Features

- The MCP2050 is compliant with:
  - LIN Bus Specifications Version 1.3, and 2.x
  - SAE J2602-2
- Support Baud Rates Up to 20 kBaud
- 43V Load Dump Protected
- Maximum Continuous Input Voltage of 30V
- Wide LIN Compliant Supply Voltage, 6.0-18.0V
- Extended Temperature Range: -40 to +125°C
- Interface to PIC® EUSART and Standard USARTs
- Wake-up on LIN Bus Activity or Local Wake Input
- LIN Bus Pin
  - Internal Pull-up Termination Resistor and Diode for Slave Node
  - Protected Against VBAT Shorts
  - Protected Against Loss of Ground
  - High Current Drive
- TXD and LIN Bus Dominant Time-out Function
- Two Low-power Modes
  - TRANSMITTER OFF Mode: 90 µA (typical)
  - POWER DOWN Mode: 4.5 µA (typical)
- Output Indicating Internal RESET State (POR or SLEEP Wake)
- MCP2050 On-chip Voltage Regulator
  - Output Voltage of 5.0V or 3.3V 70 mA regulated power supply output. The on-chip WWDT allows users to adjust the size of the reset window by using an external resistor. The ratiometric VBAT pin scales down VBAT to the range of VREG so it can be monitored by an A/D converter.
- The device has been designed to meet the stringent quiescent current requirements of the automotive industry and will survive +43V load dump transients, and double battery jumps.

MCP2050 family members:
- MCP2050-500, 14-pin, LIN driver with 5.0V regulator
- MCP2050-330, 14-pin, LIN driver with 3.3V regulator
- MCP2050-500, 20-pin QFN, LIN driver with 5.0V regulator
- MCP2050-330, 20-pin QFN, LIN driver with 3.3V regulator

Description

The MCP2050 provides a bidirectional, half-duplex communication physical interface to meet the LIN bus specification Revision 2.1 and SAE J2602. The device incorporates a voltage regulator with 5V or 3.3V 70 mA regulated power supply output. The on-chip WWDT allows users to adjust the size of the reset window by using an external resistor. The ratiometric VBAT pin scales down VBAT to the range of VREG so it can be monitored by an A/D converter.

The device has been designed to meet the stringent quiescent current requirements of the automotive industry and will survive +43V load dump transients, and double battery jumps.

MCP2050 family members:
- MCP2050-500, 14-pin, LIN driver with 5.0V regulator
- MCP2050-330, 14-pin, LIN driver with 3.3V regulator
- MCP2050-500, 20-pin QFN, LIN driver with 5.0V regulator
- MCP2050-330, 20-pin QFN, LIN driver with 3.3V regulator
1.0 FUNCTION DESCRIPTION

The MCP2050 provides a physical interface between a microcontroller and a LIN half-duplex bus. It is intended for automotive and industrial applications with serial bus baud rates up to 20 kbaud. This device will translate the CMOS/TTL logic levels to LIN logic levels, and vice versa. The device offers optimum EMI and ESD performance; it can withstand high voltage on the LIN bus. The device supports two low-power modes to meet automotive industry power consumption requirements. The MCP2050 also provides a +5V or 3.3V 70 mA regulated power output.

1.1 Modes of Operation

The MCP2050 works in five modes: POWER-ON-RESET mode, POWER-DOWN mode, READY mode, OPERATION mode, and TRANSMITTER OFF mode. For an overview of all operational modes, please refer to Table 1-1. For the operational mode transition, please refer to Figure 1-1.

FIGURE 1-1: STATE DIAGRAM

1.1.1 POWER-ON-RESET MODE

Upon application of VBB, or whenever the voltage on VBB is below the threshold of regulator turn off voltage VOFF (typically 4.50V), the device enters POWER-ON-RESET mode (POR). During this mode, the device maintains the digital section in a reset mode and waits until the voltage on pin VBB rises above the threshold of regulator turn on voltage VON (typically 5.75V) to enter into READY mode. In POWER-ON-RESET mode, the LIN physical layer and voltage regulator are disabled, and RESET output is forced to LOW.

Note 1: VREG_OK: Regulator Output Voltage > 0.8VREG_NOM.

2: If the voltage on pin VBB falls below VOFF, the device will enter POWER ON RESET mode from all other modes, which is not shown in the figure.

3: FAULT/TXE = 1 represents input High and no fault conditions. FAULT/TXE = 0 represents input Low or a fault condition. Refer to Table 1-3.
1.1.2 READY MODE
The device enters READY mode from POR mode after the voltage on VBB rises above the threshold of regulator turn on voltage VON or from POWER-DOWN mode when a remote or local wake-up event happens.
Upon entering READY mode, the voltage regulator and receiver section of the transceiver are powered up. The transmitter remains in off state. The device is ready to receive data but not to transmit. In order to minimize the power consumption, the regulator operates in a reduced power mode. It has a lower GBW product and thus is slower. However, the 70 mA drive capability is unchanged.
The device stays in READY mode until the output of the voltage regulator has stabilized and the CS/LWAKE pin is HIGH (’1’).

1.1.3 OPERATION MODE
If VREG is OK (VREG > 0.8 VREG_NOM), CS/LWAKE pin, FAULT/TXE pin and TXD pin are HIGH, the part enters the OPERATION mode from either READY or TRANSMITTER OFF mode.
In this mode, all internal modules are operational. The internal pull-up resistor between LBUS and VBB is connected only in this mode.
The device goes into the POWER-DOWN mode at the falling edge on CS/LWAKE; or to the TRANSMITTER OFF mode at the falling on FAULT/TXE while CS/LWAKE stays HIGH.

1.1.4 TRANSMITTER OFF MODE
In TRANSMITTER OFF mode, the receiver is enabled but the LBUS transmitter is off. It is a lower power mode.
In order to minimize the power consumption, the window watchdog timer is disabled and the regulator operates in a reduced power mode. It has a lower GBW product and thus is slower. However, the 70 mA drive capability is unchanged.

The transmitter may be re-enabled whenever the FAULT/TXE signal returns high, by removing the internal fault condition and the CPU returning the FAULT/TXE high. The transmitter will not be enabled even if the FAULT/TXE pin is brought high externally, when the internal fault is still present. However, externally forcing the FAULT/TXE high, while the internal fault is still present, should be avoided since this will induce high current and power dissipation in the FAULT/TXE pin.
The transmitter is also turned off whenever the voltage regulator is unstable or recovering from a fault. This prevents unwanted disruption of the bus during times of uncertain operation.

1.1.5 POWER-DOWN MODE
In POWER-DOWN mode, the transceiver and the voltage regulator are both off. Only the Bus Wake-up section and the CS/LWAKE pin wake-up circuits are in operation. This is the lowest power mode.
If any bus activity (e.g. a BREAK character) occurs during POWER-DOWN mode, the device will immediately enter READY mode and enable the voltage regulator. Then, once the regulator output has stabilized (approximately 0.3 ms to 1.2 ms) it goes to OPERATION mode. Refer to Section 1.1.6 “Remote Wake-up” for more details.
The part will also enter READY mode from POWER-DOWN mode, followed by OPERATION mode, if the CS/LWAKE pin becomes active HIGH (’1’).

1.1.6 REMOTE WAKE-UP
The remote wake-up sub module observes the LBUS in order to detect bus activity. In POWER DOWN mode, normal LIN recessive/dominant threshold is disabled, and the LIN bus Wake-Up Voltage Threshold VWK(LBUS) is used to detect bus activities. Bus activity is detected when the voltage on the LBUS falls below the LIN bus Wake-Up Voltage Threshold VWK(LBUS) (approximately 3.4V) for at least 80 µs (a typical duration of 80 µs) followed by a rising edge. Such a condition causes the device to leave POWER-DOWN mode.

<table>
<thead>
<tr>
<th>TABLE 1-1: OVERVIEW OF OPERATIONAL MODES</th>
</tr>
</thead>
<tbody>
<tr>
<td>State</td>
</tr>
<tr>
<td>-----------------</td>
</tr>
<tr>
<td>POR</td>
</tr>
<tr>
<td>READY</td>
</tr>
<tr>
<td>OPERATION</td>
</tr>
<tr>
<td>POWER DOWN</td>
</tr>
<tr>
<td>TRANSMITTER OFF</td>
</tr>
</tbody>
</table>
1.2 WINDOWED WATCHDOG RESET

The Watchdog Timer monitors for activity on the Windowed Watchdog Timer Trigger input pin WWDTTRIG. The WWDTTRIG pin is expected to be strobed within a given time frame. When this time frame has expired, without an edge transition on the WWDTTRIG pin, the WWDTRESET pin is driven active (LOW) to reset the system. This feature is enabled by connecting a resistor between the WWDTSELECT pin and VSS. Monitoring is then done by requiring the host processor to force an falling edge transition on the WWDTTRIG pin within a predetermined time frame (Twd).

1.2.1 WWDT During Initial Power-up

The WWDTRESET is driven high after a power-on reset. The Watchdog Timer begins counting at this point, awaiting an edge on WWDTTRIG pin. Note that there is no window enabled, yet. If no falling edge is detected on the WWDTTRIG pin before the timer expires, the WWDTRESET is pulse low and the timer is restarted. When a trigger edge on the WWDTTRIG pin is seen, the window is enabled and the timer is reset.

![FIGURE 1-2: WWDTRESET DURING INITIAL POWER-UP](image)

FIGURE 1-2: “WWDTRESET DURING INITIAL POWER-UP” shows the behavior of the WWDTRESET pin after a system reset with no trig at all. If no trig is given during the power-up window, WWDTRESET is reset low for the time tWDRST.

The power-up window length tPOWERUP duration is determined by the value of the resistor connected between pin WWDTSELECT and pin VSS, while the reset pulse duration is about 150 us.

Duration for tPOWERUP and tWDRST are:

\[ t_{POWERUP} = 0.8 \text{ ms} \times (R_{WWDTSELECT}+1) \pm 15\% \]

\[ t_{WDRST} = 150\mu\text{s} \pm 35\% \]

RWWDTSELECT is in kΩ.

Once a trig is asserted, the power-up sequence "stops" and the normal behavior begins.

1.2.2 WINDOWED WATCHDOG BEHAVIOR

After windowed watchdog begins its normal behavior, three different cases can appear.

- A pulse (falling edge) on the WWDTTRIG pin is detected before the trigger window (too early trigger); WWDTRESET is asserted (LOW) immediately after the falling edge is detected for approximately tWDRST; the counter is reset and the next watchdog period begins at the rising edge of the voltage on WWDTRESET pin (Figure 1-14).

- No pulse on the WWDTTRIG pin is detected during the whole watchdog window (no trigger), WWDTRESET is asserted (LOW) for approximately tWDRST when the timer has expired; the counter is reset and the next watchdog period begins at the rising edge of the voltage on WWDTRESET pin (Figure 1-5).

The trigger window is between 50% to 100% of the total watchdog period, after the last trigger. The length of the window is determined by the value of the resistor on pin WWDTSELECT. The Watchdog Timer is disabled if WWDTSELECT is floating.

The start time of the trigger window is fixed at 50% of the total watchdog period, after the last trigger. The length of the window is determined by the value of the resistor on pin WWDTSELECT. The Watchdog Timer is disabled if WWDTSELECT is floating.
**FIGURE 1-3: CORRECT TRIGGER**

- **Window length**
  - 50%
  - $T_{WO}$

- **Trigger window**
  - Too early
  - Earliest trigger point
  - Latest trigger point

- **WWDTTRIG**
  - 1
  - 0

- **WWDTRESET**
  - 1

- **New period begins**

**FIGURE 1-4: TOO EARLY TRIGGER**

- **Window length**
  - 50%
  - $T_{WO}$

- **Trigger window**
  - Too early

- **WWDTTRIG**
  - 1
  - 0

- **WWDTRESET**
  - 1
  - $T_{WDRST}$

- **New period begins**
1.3 Pin Descriptions

Please refer to Table 1-2 for the pinout overview.

1.3.1 VBB
Battery Positive Supply Voltage pin. An external diode is connected in series to prevent the device from being reversely powered (refer Figure 1-14).

1.3.2 VREG
Positive Supply Voltage Regulator Output pin. An on-chip LDO gives +5.0 or +3.3V 70 mA regulated voltage on this pin.

1.3.3 VSS
Ground pin.

1.3.4 TXD
Transmit Data Input pin (TTL level, HV compliant, adaptive pull-up). The transmitter reads the data stream on TXD pin and sends it to LIN bus. The LBUS pin is low (dominant) when TXD is low, and high (recessive) when TXD is high.

The Transmit Data Input pin has an internal adaptive pull-up to an internally-generated 4.2V (approximate). When TXD is ‘0’, a weak pull-up (~900 kΩ) is used to reduce current. When TXD is ‘1’ a stronger pull-up (~300 kΩ) is used to maintain the logic level. A series reverse-blocking diode allows applying TXD input voltages greater than the internally generated 4.2V and renders TXD pin HV compliant up to 30V (see the Block Diagram on page 2).

1.3.5 RXD
Receive Data Output pin. The RXD pin is a standard CMOS output pin and it follows the state of the LBUS pin.

1.3.6 LBUS
LIN Bus pin. LBUS is a bidirectional LIN bus Interface pin and is controlled by the signal TXD. It has an open collector output with a current limitation. To reduce electromagnetic emission, the slopes during signal changes are controlled, and the LBUS pin has corner-rounding control for both falling and rising edges.

The internal LIN receiver observes the activities on LIN bus, and generates the output signal RXD that follows the state of the LBUS. A first degree 160 kHz, low-pass input filter optimizes electromagnetic immunity.

1.3.7 CS/LWAKE
Chip Select and Local Wake-up Input pin (TTL level, high voltage tolerant). This pin controls the device state transition. Refer to FIGURE 1-1: “State Diagram”.

If CS/LWAKE = 1, the device can work in OPERATION mode (FAULT/TXE = 1) or TRANSMITTER OFF mode (FAULT/TXE = 0).
If CS/LWAKE = 0, the device can work in POWER-DOWN mode or READY mode.

An internal pull-down resistor will keep the CS/LWAKE pin low to ensure that no disruptive data will be present on the bus while the microcontroller is executing a Power-on Reset and I/O initialization sequence. When CS/LWAKE is ‘1’, a weak pull-down (~600 kΩ) is used to reduce current. When CS/LWAKE is ‘0’ a stronger pull-down (~300 kΩ) is used to maintain the logic level.

This pin may also be used as a local wake-up input (see Figure 1-14). The microcontroller will set the I/O pin to control the CS/LWAKE. An external switch, or other source, can then wake-up both the transceiver and the microcontroller.

**Note:** CS/LWAKE should NOT be tied directly to pin VREG as this could force the MCP2050 into Operation Mode before the microcontroller is initialized.

### 1.3.8 FAULT/TXE

Fault Detect Output/Transmitter Enable Input pin. The output section is HV tolerant open drain (up to 30V). The input section is identical with TXD section (TTL level, HV compliant, adaptive pull-up). Internal adaptive pull-up maintains this input high ‘1’ if the pin is floating. Its state is defined as shown in Table 1-3. The device is placed in TRANSMITTER OFF mode whenever this pin is LOW (‘0’), either from an internal fault condition or by external drive.

If CS/LWAKE is HIGH (‘1’), the FAULT/TXE signals a mismatch between the TXD input and the LSB level. This can be used to detect a bus contention. Since the bus exhibits a propagation delay, the sampling of the internal compare is debounced to eliminate false faults.

After the device wakes up, the FAULT/TXE indicates what wakes the device if CS/LWAKE remains LOW (‘0’) (refer to Table 1-3).

The FAULT/TXE pin sampled at a rate faster than every 10 µs.

### 1.3.9 RESET

RESET OUTPUT pin. This pin is open drain with ~90 kΩ pull-up to VREG. It indicates the internal voltage has reached a valid, stable level. As long as the internal voltage is valid (above 0.8VREG), this pin will remain HIGH (‘1’); otherwise the RESET pin switches to LOW (‘0’).

### 1.3.10 WWDTRESETE

WWDTRESETE is an open-drain output pin. This pin is asserted low when the internal Windowed Watchdog Timer has expired or an attempt was made to clear the timer before the window has opened.

### 1.3.11 WWDTTRIG

This is an input pin to reset the Windowed Watchdog Timer. A high-to-low transition during the open window time will reset the timer and prevent the WWDT from timing out. The pin has an internal adaptive pull-up to an internally-generated 4.2V (approximate.).

When WWDTTRIG is ‘0’, a weak pull-up (~800 kΩ) is connected to reduce current.

When WWDTTRIG is ‘1’ the pull-up is stronger to maintain the logic level.
### TABLE 1-2: PINOUT OVERVIEW

<table>
<thead>
<tr>
<th>PIN Name</th>
<th>PIN Number</th>
<th>PIN Type</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>14 PIN</td>
<td>20 PIN</td>
<td></td>
</tr>
<tr>
<td>VREG</td>
<td>4</td>
<td>3</td>
<td>Output</td>
</tr>
<tr>
<td>VSS</td>
<td>8</td>
<td>8</td>
<td>Power</td>
</tr>
<tr>
<td>VBB</td>
<td>10</td>
<td>12</td>
<td>Power</td>
</tr>
<tr>
<td>TXD</td>
<td>5</td>
<td>4</td>
<td>Input, HV-tolerant</td>
</tr>
<tr>
<td>RXD</td>
<td>2</td>
<td>1</td>
<td>Output</td>
</tr>
<tr>
<td>LBUS</td>
<td>9</td>
<td>7</td>
<td>I/O, HV</td>
</tr>
<tr>
<td>CS/LWAKE</td>
<td>3</td>
<td>2</td>
<td>TTL Input, HV-tolerant</td>
</tr>
<tr>
<td>FAULT/TXE</td>
<td>11</td>
<td>13</td>
<td>I/O, HV-tolerant</td>
</tr>
<tr>
<td>RESET</td>
<td>6</td>
<td>5</td>
<td>Output</td>
</tr>
<tr>
<td>WWDTRESET</td>
<td>14</td>
<td>17</td>
<td>Output, HV-tolerant</td>
</tr>
<tr>
<td>WWDTTRIG</td>
<td>13</td>
<td>15</td>
<td>Input</td>
</tr>
<tr>
<td>WWDTSELECT</td>
<td>12</td>
<td>14</td>
<td>Input</td>
</tr>
<tr>
<td>VBATRATIO</td>
<td>1</td>
<td>18</td>
<td>Analog Output</td>
</tr>
<tr>
<td>NC</td>
<td>7</td>
<td>6,8,9,11, 16,19,20</td>
<td>Not Connected</td>
</tr>
</tbody>
</table>

### TABLE 1-3: FAULT/TXE TRUTH TABLE

<table>
<thead>
<tr>
<th>TXD In</th>
<th>RXD Out</th>
<th>LIN bus I/O</th>
<th>Thermal Override</th>
<th>FAULT/TXE</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>External Input</td>
<td>Driven Output</td>
</tr>
<tr>
<td>CS = 1</td>
<td></td>
<td></td>
<td></td>
<td>OK</td>
<td>OK</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>VBB</td>
<td>OFF</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td></td>
<td>H</td>
<td>VBB</td>
<td>OFF</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td></td>
<td>L</td>
<td>GND</td>
<td>OFF</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td></td>
<td>H</td>
<td>GND</td>
<td>OFF</td>
<td>H</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td>x</td>
<td>x</td>
<td>ON</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td></td>
<td>x</td>
<td>x</td>
<td>VBB</td>
<td>x</td>
<td>L</td>
</tr>
<tr>
<td></td>
<td>x</td>
<td>x</td>
<td>VBB</td>
<td>L</td>
<td>x</td>
</tr>
</tbody>
</table>

Legend:  
- **x** = don’t care  
- **CS = 0 after a wake-up**

Note 1: The FAULT/TXE is valid after approximately 25 µs after TXD falling edge. This is to eliminate false fault reporting during bus propagation delays.

1.3.12 WWDTSELECT

This is an analog input pin that sets the open window time to accept a trigger reset. A resistor between this pin and Vss set this time. A value between 33 kΩ and 680 kΩ is determined by the following equation:

The normal window length:
\[ t_{\text{NORMAL}} = 0.2 \text{ ms} \times (R_{\text{WWDTSELECT}} + 1) \pm 15\% \]

The power up window length:
\[ t_{\text{POWERUP}} = 0.8 \text{ ms} \times (R_{\text{WWDTSELECT}} + 1) \pm 15\% \]

The RESET signal duration:
\[ t_{\text{WDRST}} = 150 \text{ µS} \pm 35\% \]

1.3.13 VBATRATIO

This is an analog output pin that reflects the voltage at the VBAT pin. It is scaled by VREG such that:
\[ V_{\text{BATRATIO}} = \frac{V_{\text{BAT}}}{24} \times V_{\text{REG}} \]

0 \leq V_{\text{BATRATIO}} \leq V_{\text{REG}}

FIGURE 1-6: VBATRATIO OUTPUT RANGE

The normal window length ranges from 6.8 ms [0.2 \times (33+1), typical] to 136 ms [0.2 \times (680+1)]. Similarly, the power up window length ranges from 27 ms to 545 ms, typical, and the RESET signal duration is 150µS.

1.4 Fail-Safe Features

1.4.1 GENERAL FAIL-SAFE FEATURES

- An internal pull-down resistor on the CS/LWAKE pin disables the transmitter if the pin is floating.
- An internal pull-up resistor on the TXD pin places TXD in HIGH, thus the LBUS is recessive if the TXD pin is floating.
- High-impedance and low leakage current on LBUS during loss of power or ground.
- The current limit on LBUS protects the transceiver from being damaged if the pin is shorted to VBB.

1.4.2 THERMAL PROTECTION

The thermal protection circuit monitors the die temperature and is able to shut down the LIN transmitter and voltage regulator.

There are three causes for a thermal overload. A thermal shut down can be triggered by any one, or a combination of, the following thermal overload conditions.

- Voltage regulator overload
- LIN bus output overload
- Increase in die temperature due to increase in environment temperature

The recovery time from the thermal shutdown is equal to adequate cooling time.

Driving the TXD and checking the RXD pin makes it possible to determine whether there is a bus contention (TXD = high, RXD = low) or a thermal overload condition (TXD = low, RXD = high).

FIGURE 1-7: THERMAL SHUTDOWN STATE DIAGRAMS
1.4.3 TXD/LBUS TIME-OUT TIMER

LIN bus can be driven to a dominant level either from TXD pin or externally. An internal timer deactivates the LBUS transmitter if a dominant status (LOW) on LIN bus lasts longer than Bus Dominant Time-out Time tTO(LIN) (approximately 20 ms); at the same time, RXD output is put in recessive (HIGH), FAULT/TXE is also driven to LOW and the internal LIN pull-up resistor is disconnected. The timer is reset on any recessive LBUS status or POR mode. The recessive status on LBUS can be caused either by the bus being externally pulled up or by TXD pin being returned high.

1.5 Internal Voltage Regulator

The MCP2050 has a positive regulator capable of supplying +5.00 or +3.30 VDC ±3% at up to 70 mA of load current over the entire operating temperature range of -40°C to +125°C. The regulator uses an LDO design, is short-circuit-protected and will turn the regulator output off if its output falls below the Shutdown Voltage Threshold VSD.

With a load current of 70 mA, the minimum input to output voltage differential required for the output to remain in regulation is typically +0.5V (+1V maximum over the full operating temperature range). Quiescent current is less than 100 µA with a full 70 mA load current when the input to output voltage differential is greater than +3.00V.

Regarding the correlation between VBB, VREG and IDD, refer to Figure 1-11 and Figure 1-12. When the input voltage (VBB) drops below the differential needed to provide stable regulation, the voltage regulator output VREG will track the input down to approximately VOFF. The regulator will turn off the output at this point. This will allow PIC® microcontrollers, with internal POR circuits, to generate a clean arming of the Power-on Reset trip point. The MCP2050 will then monitor VBB and turn on the regulator when VBB is above the threshold of regulator turn on voltage VON.

Under specific ambient temperature and battery voltage range, the voltage regulator can output as high as 150 mA current.

For current load capability of the voltage regulator, refer to Figure 1-11 and Figure 1-11. In Power-down mode, the VBB monitor is turned off.

Note: The regulator overload current limit is approximately 250 mA. The regulator output voltage VREG is monitored. If output voltage VREG is lower than VSD, the voltage regulator will turn off. After a recovery time of about 3 ms, the VREG will be checked again. If there is no short circuit, (VREG > VSD) then the voltage regulator remains on.

The regulator requires an external output bypass capacitor for stability. See FIGURE 2-1: “ESR Curves For Load Capacitor Selection” for correct capacity and ESR for stable operation.

FIGURE 1-8: VOLTAGE REGULATOR BLOCK DIAGRAM
FIGURE 1-9: 5.0V V_{REG} VS. I_{REG} AT V_{BB} = 12V

FIGURE 1-10: 3.3V V_{REG} VS. I_{REG} AT V_{BB} = 12V

FIGURE 1-11: VOLTAGE REGULATOR OUTPUT ON POWER-ON RESET

Note 1: Start-up, V_{BB} < V_{ON}, regulator off.
2: V_{BB} > V_{ON}, regulator on.
3: V_{BB} ≤ minimum V_{BB} to maintain regulation.
4: V_{BB} < V_{OFF}, regulator will turn off.
1.6 Optional External Protection

1.6.1 Reverse Battery Protection
An external reverse-battery-blocking diode should be used to provide polarity protection (see Figure 1-14).

1.6.2 Transient Voltage Protection (Load Dump)
An external 43V transient suppressor (TVS) diode, between \( V_{BB} \) and ground, with a transient protection resistor (RTP) in series with the battery supply and the \( V_{BB} \) pin protects the device from power transients and ESD events greater than 43V (see Figure 1-14). The maximum value for the RTP protection resistor depends on two parameters: the minimum voltage the part will start at, and the impacts of this RTP resistor on the \( V_{BB} \) value, thus on the Bus recessive level and slopes.

This leads to a set of three equations to fulfil.

---

Equation 1-1 provides a max RTP value according to the minimum battery voltage the user wants the part to start at.

Equation 1-2 provides a max RTP value according to the maximum error on the recessive level thus \( V_{BB} \) since the part uses \( V_{BB} \) as the reference value for the recessive level.

Equation 1-3 provides a max RTP value according to the maximum relative variation the user can accept on the slope when \( I_{REG} \) varies.

Since both Equation 1-1 and Equation 1-2 must be fulfilled, the maximum allowed value for RTP is thus the smaller of the two values found when solving Equation 1-1 and Equation 1-2.

Usually Equation 1-1 gives the higher constraint (smaller value) for RTP as shown in the following example where \( V_{BAT_{min}} \) is 8V.

However, the user needs to check that the value found with Equation 1-1 also fulfills Equation 1-2 and Equation 1-3.

While this protection is optional, it should be considered as good engineering practice.
EQUATION 1-1:

\[ R_{TP} \leq \frac{V_{BAT_{min}} - 5.5V}{250mA} \]

5.5V = V_{OFF} + 1.0V

250 mA is the peak current at power-on when VBB = 5.5V

Assume V_{BAT_{min}} = 8V. Equation 1-1 shows 10Ω.

EQUATION 1-2:

\[ R_{TP} \leq \frac{\Delta V_{RECCESSIVE}}{I_{REGMAX}} \]

\( \Delta V_{RECCESSIVE} \) is the maximum variation tolerated on the recessive level

Assume \( \Delta V_{RECCESSIVE} = 1V \) and \( I_{REGMAX} = 50mA \) Equation 1-2 shows 20Ω.

EQUATION 1-3:

\[ R_{TP} \leq \frac{\Delta S_{lope} \times (V_{BAT_{min}} - 1V)}{I_{regmax}} \]

\( \Delta S_{lope} \) is the maximum variation tolerated on the slope level and \( I_{REGMAX} \) is the maximum current the regulator will provide to the load.

Assume \( \Delta S_{lope}=15\% \), \( V_{BAT_{min}}=8V \) and \( I_{REGMAX}=50mA \). Equation 1-2 shows 20Ω.

1.6.3 C_{BAT} CAP

Selecting \( C_{BAT} = 10^* \) \( C_{REG} \) is recommended, however this leads to a high value cap. Lower values for \( C_{BAT} \) cap can be used with respect to some rules. In any case, the voltage at the \( V_{BB} \) pin should remain above \( V_{OFF} \) when the device is turned on.

The current peak at start-up (due to the fast charge of the \( C_{REG} \) and \( C_{BAT} \) capacitor) may induce a significant drop on the \( V_{BB} \) pin. This drop is proportional to the impedance of the \( V_{BAT} \) connection (see Figure 1-14).

Assume that the \( V_{BAT} \) connection is mainly inductive and resistive and that the customer knows the resistive and inductive values of the connection.

The following formula gives an indication of the minimum value the customer should use for \( C_{BAT} \):
FIGURE 1-13: Minimum Recommended $C_{BAT}/C_{REG}$ Ratio

Cbat/Creg ratio as function of the Vbat line impedance

$C_{BAT}/C_{REG}$

Vbat line inductance [mH]
1.7 Typical Applications

**FIGURE 1-14: TYPICAL APPLICATION CIRCUIT**

- **Note 1:** CREG, the load capacitor, should be ceramic or tantalum rated for extended temperatures, 1.0-22 µF. See Figure 2-1 for selecting the correct ESR.
- **Note 2:** CBAT is the filter capacitor for the external voltage supply. It's typically 10 * CREG, with no ESR restriction. See Figure 1-13 to select the minimum recommended value for CBAT. The RTP value is added to the line resistance.
- **Note 3:** This diode is only needed if CS/LWAKE is connected to VBAT supply.
- **Note 4:** Transient suppressor diode. VCLAMP L = 43V.
- **Note 5:** This component is for additional load dump protection.

**FIGURE 1-15: TYPICAL LIN NETWORK CONFIGURATION**
1.8 ICSP™ Considerations

The following should be considered when the MCP2050 is connected to pins supporting in-circuit programming:

• Power used for programming the microcontroller can be supplied from the programmer, or from the MCP2050.
• The voltage on the pin VREG should not exceed the maximum value of $V_{REG}$ as shown in Section 2.3 “DC Specifications”.
2.0 ELECTRICAL CHARACTERISTICS

2.1 Absolute Maximum Ratings†

VIN DC Voltage on RXD, and RESET ......................................................... -0.3V to VREG+0.3
VIN DC Voltage on TXD, CS/LWAKE, FAULT/TXE .................................. -0.3 to +40V
VBB Battery Voltage, continuous, non-operating (Note 1) .................. -0.3 to +40V
VBB Battery Voltage, non-operating (LIN bus recessive, no regulator load, t < 60s) (Note 2) -0.3 to +43V
VBB Battery Voltage, transient ISO 7637 Test 1 .................................. -100V
VBB Battery Voltage, transient ISO 7637 Test 2a .................................. +75V
VBB Battery Voltage, transient ISO 7637 Test 3a .................................. -150V
VBB Battery Voltage, transient ISO 7637 Test 3b .................................. +100V
VLBUS Bus Voltage, continuous ......................................................... -18 to +30V
VLBUS Bus Voltage, transient (Note 3) .............................................. -27 to +43V
ILBUS Bus Short Circuit Current Limit ................................................ 200 mA
ESD protection on LIN, VBB (IEC 61000-4-2) (Note 4) ...................... ±15 KV
ESD protection on LIN, VBB (Human Body Model) (Note 5) ............ ±8 KV
ESD protection on all other pins (Human Body Model) (Note 5) ........ ±4 KV
ESD protection on all pins (Charge Device Model) (Note 6) .......... ±1500V
ESD protection on all pins (Machine Model) (Note 7) .................... ±200V
Maximum Junction Temperature ....................................................... 150°C
Storage Temperature ........................................................................ -65 to +150°C

Note 1: LIN 2.x compliant specification.
2: SAE J2602-2 compliant specification.
3: ISO 7637/1 load dump compliant (t < 500 ms).
5: According to AEC-Q100-002 / JESD22-A114
6: According to AEC-Q100-011B
7: According to AEC-Q100-003 / JESD22-A115

† NOTICE: Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

2.2 Nomenclature used in this document

Some terms and names used in this data sheet deviate from those referred to in the LIN specifications. Equivalent values are shown below.

<table>
<thead>
<tr>
<th>LIN 2.1 Name</th>
<th>Term used in the following tables</th>
</tr>
</thead>
<tbody>
<tr>
<td>VBAT</td>
<td>not used</td>
</tr>
<tr>
<td>VSUP</td>
<td>VBB</td>
</tr>
<tr>
<td>VBUS_LIM</td>
<td>ISC</td>
</tr>
<tr>
<td>VBUSREC</td>
<td>VIL(LBUS)</td>
</tr>
<tr>
<td>VBUSDOM</td>
<td>VIL(LBUS)</td>
</tr>
</tbody>
</table>

ECU operating voltage
Supply voltage at device pin
Current Limit of Driver
Recessive state
Dominant state
## 2.3 DC Specifications

<table>
<thead>
<tr>
<th>DC Specifications</th>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Power</strong></td>
<td>VBB Quiescent Operating Current</td>
<td>IBBQ</td>
<td>—</td>
<td>—</td>
<td>200</td>
<td>µA</td>
<td>IOUT = 0 mA, LBUS recessive VREG = 5.0V</td>
</tr>
<tr>
<td></td>
<td>VBB Quiescent Operating Current with Watchdog Enabled</td>
<td>IBBQWDT</td>
<td>—</td>
<td>—</td>
<td>250</td>
<td>µA</td>
<td>IOUT = 0 mA, LBUS recessive VREG = 5.0V</td>
</tr>
<tr>
<td></td>
<td>VBB READY Current</td>
<td>IBBRD</td>
<td>—</td>
<td>—</td>
<td>100</td>
<td>µA</td>
<td>IOUT = 0 mA, LBUS recessive VREG = 5.0V</td>
</tr>
<tr>
<td></td>
<td>VBB TRANSMITTER-OFF Current with Watchdog Enabled</td>
<td>IBBRDWDT</td>
<td>—</td>
<td>—</td>
<td>130</td>
<td>µA</td>
<td>With voltage regulator on, transmitter off, receiver on, FAULT/TXE = VIL, CS = VIH, VREG = 5.0V</td>
</tr>
<tr>
<td></td>
<td>VBB TRANSMITTER-OFF Current with Watchdog Disabled</td>
<td>IBBTO</td>
<td>—</td>
<td>—</td>
<td>100</td>
<td>µA</td>
<td>With voltage regulator on, transmitter off, receiver on, FAULT/TXE = VIL, CS = VIH, VREG = 3.3V</td>
</tr>
<tr>
<td></td>
<td>VBB Power-down Current</td>
<td>IBBPD</td>
<td>—</td>
<td>4.5</td>
<td>8</td>
<td>µA</td>
<td>With voltage regulator powered-off, receiver on and transmitter off, FAULT/TXE = Vih, TXD = Vih, CS = VIL)</td>
</tr>
<tr>
<td></td>
<td>VBB Current with VSS Floating</td>
<td>IBBNOGND</td>
<td>-1</td>
<td>—</td>
<td>1</td>
<td>mA</td>
<td>VBB = 12V, GND to VBB, VLIN = 0-18V</td>
</tr>
</tbody>
</table>

### Microcontroller Interface

<table>
<thead>
<tr>
<th>High Level Input Voltage (TXD, FAULT/TXE, WWDTTRIG)</th>
<th>VIH</th>
<th>—</th>
<th>VREG +0.3</th>
<th>V</th>
</tr>
</thead>
</table>
### 2.3 DC Specifications (Continued)

#### Electrical Characteristics:

Unless otherwise indicated, all limits are specified for:

- $V_{BB} = 6.0\,\text{V to 18.0V}$
- $T_A = -40^\circ\text{C to } +125^\circ\text{C}$

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low Level Input Voltage (TXD, FAULT/TXE, WWDTTRIG)</td>
<td>$V_{IL}$</td>
<td>-0.3</td>
<td>—</td>
<td>0.8</td>
<td>V</td>
<td>Input voltage = 4.0V. ~800 k$\Omega$ internal adaptive pull-up</td>
</tr>
<tr>
<td>High Level Input Current (TXD, FAULT/TXE, WWDTTRIG)</td>
<td>$I_{IH}$</td>
<td>-2.5</td>
<td>—</td>
<td>0.4</td>
<td>$\mu$A</td>
<td>Through a current-limiting resistor</td>
</tr>
<tr>
<td>Low Level Input Current (TXD, FAULT/TXE, WWDTTRIG)</td>
<td>$I_{IL}$</td>
<td>-10</td>
<td>—</td>
<td>—</td>
<td>$\mu$A</td>
<td>Input voltage = 0.5V. ~800 k$\Omega$ internal adaptive pull-up</td>
</tr>
<tr>
<td>High Level Input Voltage (CS/LWAKE)</td>
<td>$V_{IH}$</td>
<td>2.0</td>
<td>—</td>
<td>$V_{BB}$</td>
<td>V</td>
<td>Through a current-limiting resistor</td>
</tr>
<tr>
<td>Low Level Input Voltage (CS/LWAKE)</td>
<td>$V_{IL}$</td>
<td>-0.3</td>
<td>—</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>High Level Input Current (CS/LWAKE)</td>
<td>$I_{IH}$</td>
<td>—</td>
<td>—</td>
<td>8.0</td>
<td>$\mu$A</td>
<td>Input voltage = 0.8$V_{REG}$ ~1.3 M$\Omega$ internal pull-down to VSS</td>
</tr>
<tr>
<td>Low Level Input Current (CS/LWAKE)</td>
<td>$I_{IL}$</td>
<td>—</td>
<td>—</td>
<td>5.0</td>
<td>$\mu$A</td>
<td>Input voltage = 0.2$V_{REG}$ ~1.3 M$\Omega$ internal pull-down to VSS</td>
</tr>
<tr>
<td>Low Level Output Voltage (RXD)</td>
<td>$V_{OLRXD}$</td>
<td>—</td>
<td>—</td>
<td>0.2$V_{REG}$</td>
<td>V</td>
<td>IOL = 2 mA</td>
</tr>
<tr>
<td>High Level Output Voltage (RXD)</td>
<td>$V_{OHRXD}$</td>
<td>0.8$V_{REG}$</td>
<td>—</td>
<td>—</td>
<td>V</td>
<td>IOH = 2 mA</td>
</tr>
<tr>
<td>Low Level Output Voltage (FAULT/TXE)</td>
<td>$V_{OLOD}$</td>
<td>—</td>
<td>—</td>
<td>1.0</td>
<td>V</td>
<td>IOL = 4 mA</td>
</tr>
<tr>
<td>Low Level Output Voltage (RESET)</td>
<td>$V_{OLRST}$</td>
<td>—</td>
<td>—</td>
<td>1.0</td>
<td>V</td>
<td>IOL = 4 mA</td>
</tr>
</tbody>
</table>
### 2.3 DC Specifications (Continued)

<table>
<thead>
<tr>
<th>DC Specifications</th>
<th>Electrical Characteristics:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter</td>
<td>Sym.</td>
</tr>
<tr>
<td>Bus Interface (DC specifications are for a VBB range of 6.0 to 18.0V)</td>
<td></td>
</tr>
<tr>
<td>High Level Input Voltage</td>
<td>V_{IH(LBUS)}</td>
</tr>
<tr>
<td>Low Level Input Voltage</td>
<td>V_{IL(LBUS)}</td>
</tr>
<tr>
<td>Input Hysteresis</td>
<td>V_{HYS}</td>
</tr>
<tr>
<td>Low Level Output Current</td>
<td>I_{OL(LBUS)}</td>
</tr>
<tr>
<td>Pull-up Current on Input</td>
<td>I_{PU(LBUS)}</td>
</tr>
<tr>
<td>Short Circuit Current Limit</td>
<td>I_{SC}</td>
</tr>
<tr>
<td>High Level Output Voltage</td>
<td>V_{OH(LBUS)}</td>
</tr>
<tr>
<td>Driver Dominant Voltage</td>
<td>V_{_LOSUP}</td>
</tr>
<tr>
<td>Driver Dominant Voltage</td>
<td>V_{_HISUP}</td>
</tr>
<tr>
<td>Input Leakage Current (at the receiver during dominant bus level)</td>
<td>I_{BUS_PAS_ DOM}</td>
</tr>
<tr>
<td>Input Leakage Current (at the receiver during recessive bus level)</td>
<td>I_{BUS_PAS_ REC}</td>
</tr>
<tr>
<td>Leakage Current (disconnected from ground)</td>
<td>I_{BUS_NO_G ND}</td>
</tr>
<tr>
<td>Leakage Current (disconnected from VBB)</td>
<td>I_{BUS_NO_P WR}</td>
</tr>
<tr>
<td>Receiver Center Voltage</td>
<td>V_{BUS_CNT}</td>
</tr>
<tr>
<td>Slave Termination</td>
<td>RSLAVE</td>
</tr>
<tr>
<td>Capacitance of slave node</td>
<td>CSLAVE</td>
</tr>
<tr>
<td>Wake-Up Voltage Threshold on LIN Bus</td>
<td>V_{WK(LBUS)}</td>
</tr>
</tbody>
</table>

**Note 1:** Internal current limited. 2.0 ms maximum recovery time (RLBUS = 0Ω, TX = 0, VLBUS = VBB).

**Note 2:** For design guidance only, not tested.

**Note 3:** In POWER DOWN mode, normal LIN recessive/dominant threshold is disabled; V_{WK(LBUS)} is used to detect bus activities.
## 2.3 DC Specification (Continued)

### DC Specifications

**Electrical Characteristics:**
Unless otherwise indicated, all limits are specified for:
- \( V_{BB} = 6.0 \text{V to 18.0V} \)
- \( T_A = -40^\circ \text{C to } +125^\circ \text{C} \)
- \( C_{LOAD\_REG} = 10 \mu\text{F} \)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Voltage Regulator - 5.0V</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Voltage Range</td>
<td>( V_{\text{REG}} )</td>
<td>4.85</td>
<td>5.00</td>
<td>5.15</td>
<td>( \text{V} )</td>
<td>( 0 \text{ mA } &lt; \text{I}_{\text{OUT}} &lt; 70 \text{ mA} )</td>
</tr>
<tr>
<td>Line Regulation</td>
<td>( \Delta V_{\text{OUT}1} )</td>
<td>—</td>
<td>10</td>
<td>50</td>
<td>( \text{mV} )</td>
<td>( \text{I}<em>{\text{OUT}} = 1 \text{ mA}, \ 6.0 \text{V } &lt; V</em>{\text{BB}} &lt; 18 \text{V} )</td>
</tr>
<tr>
<td>Load Regulation</td>
<td>( \Delta V_{\text{OUT}2} )</td>
<td>—</td>
<td>10</td>
<td>50</td>
<td>( \text{mV} )</td>
<td>( 5 \text{ mA } &lt; \text{I}<em>{\text{OUT}} &lt; 70 \text{ mA} ) ( 6.0 \text{V } &lt; V</em>{\text{BB}} &lt; 12 \text{V} )</td>
</tr>
<tr>
<td>Power Supply Ripple Reject</td>
<td>PSRR</td>
<td>—</td>
<td>—</td>
<td>50</td>
<td>( \text{dB} )</td>
<td>( 1 \text{ VPP } @10-20 \text{ kHz} ) ( \text{I}_{\text{LOAD}} = 20 \text{ mA} )</td>
</tr>
<tr>
<td>Output Noise Voltage</td>
<td>( e_N )</td>
<td>—</td>
<td>—</td>
<td>100</td>
<td>( \mu\text{VRMS} )</td>
<td>( 10 \text{ Hz } – 40 \text{ MHz} ) ( \text{C}<em>{\text{FILTER}} = 10 \mu\text{F}, \text{C}</em>{\text{BP}} = 0.1 \mu\text{F}, \text{I}_{\text{LOAD}} = 20 \text{ mA} )</td>
</tr>
<tr>
<td>Shutdown Voltage Threshold</td>
<td>( V_{\text{SD}} )</td>
<td>3.5</td>
<td>—</td>
<td>4.0</td>
<td>( \text{V} )</td>
<td>See <strong>Figure 1-12 (Note 1)</strong></td>
</tr>
<tr>
<td>Input Voltage to Turn Off Output</td>
<td>( V_{\text{OFF}} )</td>
<td>3.9</td>
<td>—</td>
<td>4.5</td>
<td>( \text{V} )</td>
<td></td>
</tr>
<tr>
<td>Input Voltage to Turn On Output</td>
<td>( V_{\text{ON}} )</td>
<td>5.25</td>
<td>—</td>
<td>6.0</td>
<td>( \text{V} )</td>
<td></td>
</tr>
</tbody>
</table>

**Voltage Regulator - 3.3V**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output Voltage</td>
<td>( V_{\text{REG}} )</td>
<td>3.20</td>
<td>3.30</td>
<td>3.40</td>
<td>( \text{V} )</td>
<td>( 0 \text{ mA } &lt; \text{I}_{\text{OUT}} &lt; 70 \text{ mA} )</td>
</tr>
<tr>
<td>Line Regulation</td>
<td>( \Delta V_{\text{OUT}1} )</td>
<td>—</td>
<td>10</td>
<td>50</td>
<td>( \text{mV} )</td>
<td>( \text{I}<em>{\text{OUT}} = 1 \text{ mA}, \ 6.0 \text{V } &lt; V</em>{\text{BB}} &lt; 18 \text{V} )</td>
</tr>
<tr>
<td>Load Regulation</td>
<td>( \Delta V_{\text{OUT}2} )</td>
<td>—</td>
<td>10</td>
<td>50</td>
<td>( \text{mV} )</td>
<td>( 5 \text{ mA } &lt; \text{I}<em>{\text{OUT}} &lt; 70 \text{ mA} ) ( 6.0 \text{V } &lt; V</em>{\text{BB}} &lt; 12 \text{V} )</td>
</tr>
<tr>
<td>Power Supply Ripple Reject</td>
<td>PSRR</td>
<td>—</td>
<td>—</td>
<td>50</td>
<td>( \text{dB} )</td>
<td>( 1 \text{ VPP } @10-20 \text{ kHz} , \text{I}_{\text{LOAD}} = 20 \text{ mA} )</td>
</tr>
<tr>
<td>Output Noise Voltage</td>
<td>( e_N )</td>
<td>—</td>
<td>—</td>
<td>100</td>
<td>( \mu\text{VRMS} /\sqrt{\text{Hz}} )</td>
<td>( 10 \text{ Hz } – 40 \text{ MHz} ) ( \text{C}<em>{\text{FILTER}} = 10 \mu\text{F}, \text{C}</em>{\text{BP}} = 0.1 \mu\text{F}, \text{I}_{\text{LOAD}} = 20 \text{ mA} )</td>
</tr>
<tr>
<td>Shutdown Voltage</td>
<td>( V_{\text{SD}} )</td>
<td>2.5</td>
<td>—</td>
<td>2.7</td>
<td>( \text{V} )</td>
<td>See <strong>Figure 1-12 (Note 1)</strong></td>
</tr>
<tr>
<td>Input Voltage to Turn Off Output</td>
<td>( V_{\text{OFF}} )</td>
<td>3.9</td>
<td>—</td>
<td>4.5</td>
<td>( \text{V} )</td>
<td></td>
</tr>
<tr>
<td>Input Voltage to Turn On Output</td>
<td>( V_{\text{ON}} )</td>
<td>5.25</td>
<td>—</td>
<td>6</td>
<td>( \text{V} )</td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:** For design guidance only, not tested.
FIGURE 2-1: ESR CURVES FOR LOAD CAPACITOR SELECTION

<table>
<thead>
<tr>
<th>Load Capacitor [μF]</th>
<th>ESR [ohm]</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>10</td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>0.1</td>
</tr>
<tr>
<td></td>
<td>0.01</td>
</tr>
<tr>
<td></td>
<td>0.001</td>
</tr>
<tr>
<td>0.1</td>
<td>10</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>10</td>
<td>0.1</td>
</tr>
<tr>
<td>100</td>
<td>0.01</td>
</tr>
<tr>
<td>1000</td>
<td>0.001</td>
</tr>
</tbody>
</table>

- Unstable
- Stable only with Tantalum or Electrolytic cap.
- Stable with Tantalum, Electrolytic and Ceramic cap.
- Instable
- Stable with Tantalum, Electrolytic and Ceramic cap.
### AC Specification

**AC CHARACTERISTICS**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus Interface - Constant Slope Time Parameters (DC specifications are for a VBB range of 6.0 to 18.0V)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Slope rising and falling edges</td>
<td>tSLOPE</td>
<td>3.5</td>
<td></td>
<td>22.5</td>
<td>µs</td>
<td>7.3V &lt;= VBB &lt;= 18V</td>
</tr>
<tr>
<td>Propagation Delay of Transmitter</td>
<td>tTRANSPD</td>
<td>——</td>
<td>——</td>
<td>5.0</td>
<td>µs</td>
<td>tTRANSPD = max (tTRANSPDR or tTRANSPDF)</td>
</tr>
<tr>
<td>Propagation Delay of Receiver</td>
<td>tRECPD</td>
<td>——</td>
<td>——</td>
<td>6.0</td>
<td>µs</td>
<td>tRECPD = max (tRECPDR or tRECPDF)</td>
</tr>
<tr>
<td>Symmetry of Propagation Delay of Receiver rising edge w.r.t. falling edge</td>
<td>tRECSYM</td>
<td>-2.0</td>
<td>——</td>
<td>2.0</td>
<td>µs</td>
<td>tRECSYM = max (tRECPDF – tRECPDR)</td>
</tr>
<tr>
<td>Symmetry of Propagation Delay of Transmitter rising edge w.r.t. falling edge</td>
<td>tTRANSSYM</td>
<td>-2.0</td>
<td>——</td>
<td>2.0</td>
<td>µs</td>
<td>tTRANSSYM = max (tTRANSPDF - tTRANSPDR)</td>
</tr>
<tr>
<td>Bus dominant time-out time</td>
<td>tTO(LIN)</td>
<td>——</td>
<td>25</td>
<td>——</td>
<td>µs</td>
<td>tFAULT = max (tTRANSPD + tSLOPE + tRECPD)</td>
</tr>
<tr>
<td>Time to sample of FAULT/ TXE for bus conflict reporting</td>
<td>tFAULT</td>
<td>——</td>
<td>——</td>
<td>32.5</td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>Duty Cycle 1 @20.0 kbit/sec</td>
<td>.396</td>
<td>——</td>
<td>——</td>
<td>——</td>
<td>%tBIT</td>
<td>Cbus;Rbus conditions: 1 nF; 1 kΩ</td>
</tr>
<tr>
<td>Duty Cycle 2 @20.0 kbit/sec</td>
<td>——</td>
<td>——</td>
<td>.581</td>
<td>——</td>
<td>%tBIT</td>
<td>Cbus;Rbus conditions: 1 nF; 1 kΩ</td>
</tr>
<tr>
<td>Duty Cycle 3 @10.4 kbit/sec</td>
<td>.417</td>
<td>——</td>
<td>——</td>
<td>——</td>
<td>%tBIT</td>
<td>Cbus;Rbus conditions: 1 nF; 1 kΩ</td>
</tr>
<tr>
<td>Duty Cycle 4 @10.4 kbit/sec</td>
<td>——</td>
<td>——</td>
<td>.590</td>
<td>——</td>
<td>%tBIT</td>
<td>Cbus;Rbus conditions: 1 nF; 1 kΩ</td>
</tr>
</tbody>
</table>
2.4 AC Specification (Continued)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage Regulator</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bus Activity Debounce time</td>
<td>t_BDB</td>
<td>30</td>
<td>80</td>
<td>250</td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>Bus Activity to Voltage Regulator Enabled</td>
<td>t_BACTIVE</td>
<td>35</td>
<td>—</td>
<td>200</td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>Voltage Regulator Enabled to Ready</td>
<td>t_VEVR</td>
<td>300</td>
<td>—</td>
<td>1200</td>
<td>µs</td>
<td>(Note 1)</td>
</tr>
<tr>
<td>Chip Select to Ready Mode</td>
<td>t_CSR</td>
<td>—</td>
<td>—</td>
<td>230</td>
<td>µs</td>
<td>(Note 2)</td>
</tr>
<tr>
<td>Chip Select to Power-down</td>
<td>t_CSPD</td>
<td>—</td>
<td>—</td>
<td>300</td>
<td>µs</td>
<td>(Note 2)</td>
</tr>
<tr>
<td>Short circuit to shut-down</td>
<td>t_SHUTDOWN</td>
<td>20</td>
<td>—</td>
<td>100</td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>RESET Timing</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_REG OK detect to RESET inactive</td>
<td>t_RP_U</td>
<td>—</td>
<td>—</td>
<td>60.0</td>
<td>µs</td>
<td>(Note 2)</td>
</tr>
<tr>
<td>V_REG not OK detect to RESET active</td>
<td>t_RP_D</td>
<td>—</td>
<td>—</td>
<td>60.0</td>
<td>µs</td>
<td>(Note 2)</td>
</tr>
</tbody>
</table>

**Note 1:** Time depends on external capacitance and load. Test condition: C\_REG = 4.7\(\mu\)F, no resistor load.

**Note 2:** For design guidance only, not tested.

2.5 Thermal Specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Recovery Temperature</td>
<td>(\theta)RECOVERY</td>
<td>+140</td>
<td>—</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Shutdown Temperature</td>
<td>(\theta)SHUTDOWN</td>
<td>+150</td>
<td>—</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Short Circuit Recovery Time</td>
<td>(\theta)THERM</td>
<td>1.5</td>
<td>5.0</td>
<td>ms</td>
<td></td>
</tr>
</tbody>
</table>

**Thermal Package Resistances**

| Thermal Resistance, 14L-PDIP           | \(\theta\)JA | 70   | —    | °C/W  |                 |
| Thermal Resistance, 14L-SOIC           | \(\theta\)JA | 95.3 | —    | °C/W  |                 |
| Thermal Resistance, 20L-QFN            | \(\theta\)JA | 36.1 | —    | °C/W  |                 |

**Note 1:** The maximum power dissipation is a function of \(T_{\text{JMAX}}\), \(\theta\)JA and ambient temperature \(T_A\). The maximum allowable power dissipation at an ambient temperature is \(P_D = (T_{\text{JMAX}} - T_A) \theta\)JA. If this dissipation is exceeded, the die temperature will rise above 150°C and the MCP2050 will go into thermal shutdown.
2.6 Timing Diagrams and Specifications

FIGURE 2-2: BUS TIMING DIAGRAM

FIGURE 2-3: REGULATOR BUS WAKE TIMING DIAGRAM
FIGURE 2-4: CS/LWAKE, REGULATOR AND RESET TIMING DIAGRAM

FIGURE 2-5: TYPICAL IBBQ VS. TEMPERATURE - 5.0V

FIGURE 2-6: TYPICAL IBBTO VS. TEMPERATURE - 5.0V

FIGURE 2-7: TYPICAL IPD VS. TEMPERATURE - 5.0V
FIGURE 2-8: TYPICAL I_BBQ VS. TEMPERATURE - 3.3V

FIGURE 2-9: TYPICAL I_BBTO VS. TEMPERATURE - 3.3V

FIGURE 2-10: TYPICAL I_PD VS. TEMPERATURE - 3.3V
3.0 PACKAGING INFORMATION

3.1 Package Marking Information

Legend:

- XX...X: Customer-specific information
- Y: Year code (last digit of calendar year)
- YY: Year code (last 2 digits of calendar year)
- WW: Week code (week of January 1 is week ‘01’)
- NNN: Alphanumeric traceability code
- e3: Pb-free JEDEC designator for Matte Tin (Sn)
- *: This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

Example:

14-Lead PDIP (300 mil)

```
XXXXXXXXXXXX
XXXXXXXXXXXX
YYWWNNNN
```

```
MCP2050-500
E/P e3
1210256
```

14-Lead SOIC (.150")

```
XXXXXXXXXXXX
XXXXXXXXXXXX
YYWWNNNN
```

```
MCP2050-500
E/SL e3
1210256
```

20-Lead QFN (5x5x0.9 mm)

```
PIN 1
XXXXXXXX
XXXXXXXX
XXXXXXXX
YYWWNNNN
```

```
PIN 1
MCP2050
500E/MQ
e3
1210256
```

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.
14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at [http://www.microchip.com/packaging](http://www.microchip.com/packaging)

---

**Notes:**

1. Pin 1 visual index feature may vary, but must be located with the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010” per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

---

Microchip Technology Drawing C04-005B
14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging
14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>N</td>
</tr>
<tr>
<td>Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
</tr>
<tr>
<td>Standoff</td>
<td>§</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
</tr>
<tr>
<td>Chamfer (Optional)</td>
<td>h</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
</tr>
<tr>
<td>Footprint</td>
<td>L1</td>
</tr>
<tr>
<td>Lead Angle</td>
<td>Θ</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>φ</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
</tr>
<tr>
<td>Lead Width</td>
<td>b</td>
</tr>
<tr>
<td>Mold Draft Angle Top</td>
<td>α</td>
</tr>
<tr>
<td>Mold Draft Angle Bottom</td>
<td>β</td>
</tr>
</tbody>
</table>

Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.
5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065C Sheet 2 of 2
14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

---

**RECOMMENDED LAND PATTERN**

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Contact Pitch</td>
<td>E</td>
</tr>
<tr>
<td>Contact Pad Spacing</td>
<td>C</td>
</tr>
<tr>
<td>Contact Pad Width</td>
<td>X</td>
</tr>
<tr>
<td>Contact Pad Length</td>
<td>Y</td>
</tr>
<tr>
<td>Distance Between Pads</td>
<td>Gx</td>
</tr>
<tr>
<td>Distance Between Pads</td>
<td>G</td>
</tr>
</tbody>
</table>

**Notes:**

1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065A
20-Lead Plastic Quad Flat, No Lead Package (MQ) – 5x5x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>N</td>
</tr>
<tr>
<td>Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1</td>
</tr>
<tr>
<td>Contact Thickness</td>
<td>A3</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
</tr>
<tr>
<td>Exposed Pad Width</td>
<td>E2</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
</tr>
<tr>
<td>Exposed Pad Length</td>
<td>D2</td>
</tr>
<tr>
<td>Contact Width</td>
<td>b</td>
</tr>
<tr>
<td>Contact Length</td>
<td>L</td>
</tr>
<tr>
<td>Contact-to-Exposed Pad</td>
<td>K</td>
</tr>
</tbody>
</table>

Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated.
3. Dimensioning and tolerancing per ASME Y14.5M.
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-139B
20-Lead Plastic Quad Flat, No Lead Package (MQ) - 5x5 mm Body [QFN]
With 0.40mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension</td>
<td>MIN</td>
</tr>
<tr>
<td>Contact Pitch</td>
<td>E</td>
</tr>
<tr>
<td>Optional Center Pad Width</td>
<td>W2</td>
</tr>
<tr>
<td>Optional Center Pad Length</td>
<td>T2</td>
</tr>
<tr>
<td>Contact Pad Spacing</td>
<td>C1</td>
</tr>
<tr>
<td>Contact Pad Spacing</td>
<td>C2</td>
</tr>
<tr>
<td>Contact Pad Width (X20)</td>
<td>X1</td>
</tr>
<tr>
<td>Contact Pad Length (X20)</td>
<td>Y1</td>
</tr>
<tr>
<td>Distance Between Pads</td>
<td>G</td>
</tr>
</tbody>
</table>

**Notes:**
1. Dimensioning and tolerancing per ASME Y14.5M
2. BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2139A
APPENDIX A:  REVISION HISTORY

Revision A (March 2012)

  • Original Release of this Document.
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>–X</th>
<th>/XX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td>Temperature</td>
<td>Range</td>
</tr>
<tr>
<td>MCP2021A:</td>
<td>MCP2021AT:</td>
<td>LIN Transceiver with Voltage Regulator</td>
</tr>
<tr>
<td></td>
<td>(Tape and Reel)</td>
<td>(SOIC only)</td>
</tr>
<tr>
<td>Package:</td>
<td>E = -40°C to +125°C</td>
<td></td>
</tr>
<tr>
<td>P = Plastic DIP</td>
<td>(300 mil Body), 8-lead, 14-lead</td>
<td></td>
</tr>
<tr>
<td>SL = Plastic SOIC</td>
<td>(150 mil Body), 14-lead</td>
<td></td>
</tr>
</tbody>
</table>

**Examples:**

- a) MCP2021A-330E/SL: 3.3V, 8L-SOIC package
- b) MCP2021A-330E/P: 3.3V, 8L-PDIP package
- c) MCP2021A-500E/SL: 5.0V, 8L-SOIC package
- d) MCP2021A-500E/P: 5.0V, 8L-PDIP package
- e) MCP2021AT-330E/SL: Tape and Reel, 3.3V, 8L-SOIC package
- f) MCP2021AT-500E/SL: Tape and Reel, 5.0V, 8L-SOIC package
- g) MCP2022A-330E/SL: 3.3V, 14L-SOIC package
- h) MCP2022A-330E/P: 3.3V, 14L-PDIP package
- i) MCP2022A-500E/SL: 5.0V, 14L-SOIC package
- j) MCP2022A-500E/P: 5.0V, 14L-PDIP package
- k) MCP2022AT-330E/SL: Tape and Reel, 3.3V, 14L-SOIC package
- l) MCP2022AT-500E/SL: Tape and Reel, 5.0V, 14L-SOIC package
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
## Worldwide Sales and Service

### AMERICAS
- **Corporate Office**
  - 2355 West Chandler Blvd.
  - Chandler, AZ 85224-6199
  - Tel: 480-792-7200
  - Fax: 480-792-7277
  - Technical Support: [http://www.microchip.com/support](http://www.microchip.com/support)
  - Web Address: [www.microchip.com](http://www.microchip.com)

- **Atlanta**
  - Duluth, GA
  - Tel: 678-957-9614
  - Fax: 678-957-1455

- **Boston**
  - Westborough, MA
  - Tel: 774-760-0087
  - Fax: 774-760-0088

- **Chicago**
  - Itasca, IL
  - Tel: 630-285-0071
  - Fax: 630-285-0075

- **Cleveland**
  - Independence, OH
  - Tel: 216-447-0464
  - Fax: 216-447-0643

- **Dallas**
  - Addison, TX
  - Tel: 972-818-7423
  - Fax: 972-818-2924

- **Detroit**
  - Farmington Hills, MI
  - Tel: 248-538-2250
  - Fax: 248-538-2260

- **Indianapolis**
  - Noblesville, IN
  - Tel: 317-773-8323
  - Fax: 317-773-5453

- **Los Angeles**
  - Mission Viejo, CA
  - Tel: 949-462-9523
  - Fax: 949-462-9608

- **Santa Clara**
  - Santa Clara, CA
  - Tel: 408-961-6444
  - Fax: 408-961-6445

- **Toronto**
  - Mississauga, Ontario, Canada
  - Tel: 905-673-0699
  - Fax: 905-673-6509

### ASIA/PACIFIC
- **Asia Pacific Office**
  - Suites 3707-14, 37th Floor
  - Tower 6, The Gateway
  - Harbour City, Kowloon
  - Hong Kong
  - Tel: 852-2401-1200
  - Fax: 852-2401-3431

- **Australia - Sydney**
  - Tel: 61-2-8868-6733
  - Fax: 61-2-8868-6755

- **China - Beijing**
  - Tel: 86-10-8569-7000
  - Fax: 86-10-8528-2104

- **China - Chengdu**
  - Tel: 86-28-8665-5511
  - Fax: 86-28-8665-7889

- **China - Chongqing**
  - Tel: 86-23-8980-9588
  - Fax: 86-23-8980-9500

- **China - Hangzhou**
  - Tel: 86-571-2819-3187
  - Fax: 86-571-2819-3189

- **China - Hong Kong SAR**
  - Tel: 852-2541-1200
  - Fax: 852-2541-3431

- **China - Nanjing**
  - Tel: 86-25-8473-2460
  - Fax: 86-25-8473-2470

- **China - Qingdao**
  - Tel: 86-532-8502-7355
  - Fax: 86-532-8502-7205

- **China - Shanghai**
  - Tel: 86-21-5407-5533
  - Fax: 86-21-5407-5066

- **China - Shenyang**
  - Tel: 86-24-2334-2829
  - Fax: 86-24-2334-2393

- **China - Shenzhen**
  - Tel: 86-755-8203-2660
  - Fax: 86-755-8203-1760

- **China - Wuhan**
  - Tel: 86-27-5980-5300
  - Fax: 86-27-5980-5118

- **China - Xian**
  - Tel: 86-29-8833-7252
  - Fax: 86-29-8833-7256

- **China - Xiamen**
  - Tel: 86-592-2388138
  - Fax: 86-592-2388130

- **China - Zhuhai**
  - Tel: 86-756-3210040
  - Fax: 86-756-3210049

- **India - Bangalore**
  - Tel: 91-80-3090-4444
  - Fax: 91-80-3090-4123

- **India - New Delhi**
  - Tel: 91-11-4160-8631
  - Fax: 91-11-4160-8632

- **India - Pune**
  - Tel: 91-20-2566-1512
  - Fax: 91-20-2566-1513

- **Japan - Osaka**
  - Tel: 81-66-152-7160
  - Fax: 81-66-152-9310

- **Japan - Yokohama**
  - Tel: 81-45-471-6166
  - Fax: 81-45-471-6122

- **Korea - Daegu**
  - Tel: 82-53-744-4301
  - Fax: 82-53-744-4302

- **Korea - Seoul**
  - Tel: 82-2-554-7200
  - Fax: 82-2-558-5932 or 82-2-558-5934

- **Malaysia - Kuala Lumpur**
  - Tel: 60-3-6201-9857
  - Fax: 60-3-6201-9859

- **Malaysia - Penang**
  - Tel: 60-4-227-8870
  - Fax: 60-4-227-4068

- **Philippines - Manila**
  - Tel: 63-2-634-9065
  - Fax: 63-2-634-9069

- **Singapore**
  - Tel: 65-6334-8870
  - Fax: 65-6334-8850

- **Taiwan - Hsin Chu**
  - Tel: 886-3-5778-366
  - Fax: 886-3-5770-955

- **Taiwan - Kaohsiung**
  - Tel: 886-7-536-4818
  - Fax: 886-7-330-9305

- **Taiwan - Taipei**
  - Tel: 886-2-2500-6610
  - Fax: 886-2-2508-0102

- **Thailand - Bangkok**
  - Tel: 66-2-694-1351
  - Fax: 66-2-694-1350

### EUROPE
- **Austria - Wels**
  - Tel: 43-7242-2244-39
  - Fax: 43-7242-2244-393

- **Denmark - Copenhagen**
  - Tel: 45-4450-2828
  - Fax: 45-4485-2829

- **France - Paris**
  - Tel: 33-1-69-53-63-20
  - Fax: 33-1-69-30-90-79

- **Germany - Munich**
  - Tel: 49-89-627-144-0
  - Fax: 49-89-627-144-44

- **Italy - Milan**
  - Tel: 39-0331-742611
  - Fax: 39-0331-466781

- **Netherlands - Drunen**
  - Tel: 31-416-690399
  - Fax: 31-416-690340

- **Spain - Madrid**
  - Tel: 34-91-708-08-90
  - Fax: 34-91-708-08-91

- **UK - Wokingham**
  - Tel: 44-118-921-5869
  - Fax: 44-118-921-5820

11/29/11