**Features:**

- **Max. Clock** 10 MHz
- **Low-Power CMOS Technology**
  - Max. Write Current: 5 mA at 5.5V, 10 MHz
  - Read Current: 5 mA at 5.5V, 10 MHz
  - Standby Current: 5 μA at 5.5V, 125°C
- **8192 x 8-bit Organization**
- **32 Byte Page**
- **Self-Timed Erase and Write Cycles** (5 ms max.)
- **Block Write Protection**
  - Protect none, 1/4, 1/2 or all of array
- **Built-In Write Protection**
  - Power-on/off data protection circuitry
  - Write enable latch
  - Write-protect pin
- **Sequential Read**
- **High Reliability**
  - Endurance: 1,000,000 erase/write cycles
  - Data retention: > 200 years
  - ESD protection: > 4000V
- **Temperature Ranges Supported:**
  - Extended (M): -55°C to 125°C

**Description:**

The Microchip Technology Inc. 25LC640A is a 64 kbit Serial Electrically Erasable PROM. The memory is accessed via a simple Serial Peripheral Interface (SPI) compatible serial bus. The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a Chip Select (CS) input.

Communication to the device can be paused via the hold pin (HOLD). While the device is paused, transitions on its inputs will be ignored, with the exception of Chip Select, allowing the host to service higher priority interrupts.

The 25LC640A is available in 8-lead SOIC.

**Package Types (not to scale)**

![SOIC](image_url)
## 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings(†)

- **Vcc**: 6.5V
- **All inputs and outputs w.r.t. Vss**: -0.6V to Vcc +1.0V
- **Storage temperature**: -65°C to 150°C
- **Ambient temperature under bias**: -55°C to 125°C
- **ESD protection on all pins**: 4 kV

† NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

### TABLE 1-1: DC CHARACTERISTICS

<table>
<thead>
<tr>
<th>Param. No.</th>
<th>Sym.</th>
<th>Characteristic</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>D001</td>
<td>Vih1</td>
<td>High-level input voltage</td>
<td>.7 Vcc</td>
<td>Vcc +1</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>D002</td>
<td>VIL1</td>
<td>Low-level input voltage</td>
<td>-0.3</td>
<td>0.3 Vcc</td>
<td>V</td>
<td>Vcc ≥ 2.7V</td>
</tr>
<tr>
<td>D003</td>
<td>VIL2</td>
<td>Low-level input voltage</td>
<td>-0.3</td>
<td>0.2 Vcc</td>
<td>V</td>
<td>Vcc &lt; 2.7V</td>
</tr>
<tr>
<td>D004</td>
<td>VOL</td>
<td>Low-level output voltage</td>
<td>—</td>
<td>0.4</td>
<td>V</td>
<td>IOL = 2.1 mA</td>
</tr>
<tr>
<td>D005</td>
<td>VOL</td>
<td>Low-level output voltage</td>
<td>—</td>
<td>0.2</td>
<td>V</td>
<td>IOL = 1.0 mA, Vcc &lt; 2.5V</td>
</tr>
<tr>
<td>D006</td>
<td>VOH</td>
<td>High-level output voltage</td>
<td>Vcc -0.5</td>
<td>—</td>
<td>V</td>
<td>Ioh = -400 μA</td>
</tr>
<tr>
<td>D007</td>
<td>ILI</td>
<td>Input leakage current</td>
<td>—</td>
<td>±1</td>
<td>μA</td>
<td>CS = VCC, VIN = VSS or VCC</td>
</tr>
<tr>
<td>D008</td>
<td>ILO</td>
<td>Output leakage current</td>
<td>—</td>
<td>±1</td>
<td>μA</td>
<td>CS = VCC, VOUT = VSS or VCC</td>
</tr>
<tr>
<td>D009</td>
<td>Cint</td>
<td>Internal Capacitance (all inputs and outputs)</td>
<td>—</td>
<td>7</td>
<td>pF</td>
<td>Ta = 25°C, CLK = 1.0 MHz, VCC = 5.0V (Note)</td>
</tr>
<tr>
<td>D010</td>
<td>ICC Read</td>
<td>Operating Current</td>
<td>—</td>
<td>5</td>
<td>mA</td>
<td>Vcc = 5.5V; FCLK = 10.0 MHz; SO = Open</td>
</tr>
<tr>
<td>D011</td>
<td>ICC Write</td>
<td>Operating Current</td>
<td>—</td>
<td>3</td>
<td>mA</td>
<td>Vcc = 5.5V</td>
</tr>
<tr>
<td>D012</td>
<td>ICCS</td>
<td>Standby Current</td>
<td>—</td>
<td>5</td>
<td>μA</td>
<td>CS = VCC = 5.5V, Inputs tied to VCC or Vss, 125°C</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>—</td>
<td>1</td>
<td>μA</td>
<td>CS = VCC = 5.5V, Inputs tied to VCC or Vss, 85°C</td>
</tr>
</tbody>
</table>

**Note**: This parameter is periodically sampled and not 100% tested.
<table>
<thead>
<tr>
<th>Param. No.</th>
<th>Sym.</th>
<th>Characteristic</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>FCLK</td>
<td>Clock frequency</td>
<td>—</td>
<td>10</td>
<td>MHz</td>
<td>4.5V ≤ Vcc ≤ 5.5V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>5</td>
<td>MHz</td>
<td>2.5V ≤ Vcc &lt; 4.5V</td>
</tr>
<tr>
<td>2</td>
<td>TCSS</td>
<td>CS setup time</td>
<td>50</td>
<td>—</td>
<td>ns</td>
<td>4.5V ≤ Vcc ≤ 5.5V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>100</td>
<td>—</td>
<td>ns</td>
<td>2.5V ≤ Vcc &lt; 4.5V</td>
</tr>
<tr>
<td>3</td>
<td>TCSH</td>
<td>CS hold time</td>
<td>100</td>
<td>—</td>
<td>ns</td>
<td>4.5V ≤ Vcc ≤ 5.5V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>200</td>
<td>—</td>
<td>ns</td>
<td>2.5V ≤ Vcc &lt; 4.5V</td>
</tr>
<tr>
<td>4</td>
<td>TCSD</td>
<td>CS disable time</td>
<td>50</td>
<td>—</td>
<td>ns</td>
<td>—</td>
</tr>
<tr>
<td>5</td>
<td>Tsu</td>
<td>Data setup time</td>
<td>10</td>
<td>—</td>
<td>ns</td>
<td>4.5V ≤ Vcc ≤ 5.5V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>20</td>
<td>—</td>
<td>ns</td>
<td>2.5V ≤ Vcc &lt; 4.5V</td>
</tr>
<tr>
<td>6</td>
<td>THD</td>
<td>Data hold time</td>
<td>20</td>
<td>—</td>
<td>ns</td>
<td>4.5V ≤ Vcc ≤ 5.5V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>40</td>
<td>—</td>
<td>ns</td>
<td>2.5V ≤ Vcc &lt; 4.5V</td>
</tr>
<tr>
<td>7</td>
<td>TR</td>
<td>CLK rise time</td>
<td>—</td>
<td>100</td>
<td>ns</td>
<td>(Note 1)</td>
</tr>
<tr>
<td>8</td>
<td>TF</td>
<td>CLK fall time</td>
<td>—</td>
<td>100</td>
<td>ns</td>
<td>(Note 1)</td>
</tr>
<tr>
<td>9</td>
<td>THI</td>
<td>Clock high time</td>
<td>50</td>
<td>—</td>
<td>ns</td>
<td>4.5V ≤ Vcc ≤ 5.5V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>100</td>
<td>—</td>
<td>ns</td>
<td>2.5V ≤ Vcc &lt; 4.5V</td>
</tr>
<tr>
<td>10</td>
<td>TLO</td>
<td>Clock low time</td>
<td>50</td>
<td>—</td>
<td>ns</td>
<td>4.5V ≤ Vcc ≤ 5.5V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>100</td>
<td>—</td>
<td>ns</td>
<td>2.5V ≤ Vcc &lt; 4.5V</td>
</tr>
<tr>
<td>11</td>
<td>TCLD</td>
<td>Clock delay time</td>
<td>50</td>
<td>—</td>
<td>ns</td>
<td>—</td>
</tr>
<tr>
<td>12</td>
<td>TCLE</td>
<td>Clock enable time</td>
<td>50</td>
<td>—</td>
<td>ns</td>
<td>—</td>
</tr>
<tr>
<td>13</td>
<td>TV</td>
<td>Output valid from clock low</td>
<td>—</td>
<td>50</td>
<td>ns</td>
<td>4.5V ≤ Vcc ≤ 5.5V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>—</td>
<td>100</td>
<td>ns</td>
<td>2.5V ≤ Vcc &lt; 4.5V</td>
</tr>
<tr>
<td>14</td>
<td>THO</td>
<td>Output hold time</td>
<td>0</td>
<td>—</td>
<td>ns</td>
<td>(Note 1)</td>
</tr>
<tr>
<td>15</td>
<td>TDIS</td>
<td>Output disable time</td>
<td>—</td>
<td>40</td>
<td>ns</td>
<td>4.5V ≤ Vcc ≤ 5.5V (Note 1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>—</td>
<td>80</td>
<td>ns</td>
<td>2.5V ≤ Vcc ≤ 4.5V (Note 1)</td>
</tr>
<tr>
<td>16</td>
<td>THS</td>
<td>HOLD setup time</td>
<td>20</td>
<td>—</td>
<td>ns</td>
<td>4.5V ≤ Vcc ≤ 5.5V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>40</td>
<td>—</td>
<td>ns</td>
<td>2.5V ≤ Vcc &lt; 4.5V</td>
</tr>
<tr>
<td>17</td>
<td>THH</td>
<td>HOLD hold time</td>
<td>20</td>
<td>—</td>
<td>ns</td>
<td>4.5V ≤ Vcc ≤ 5.5V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>40</td>
<td>—</td>
<td>ns</td>
<td>2.5V ≤ Vcc &lt; 4.5V</td>
</tr>
<tr>
<td>18</td>
<td>THZ</td>
<td>HOLD low to output High-Z</td>
<td>30</td>
<td>—</td>
<td>ns</td>
<td>4.5V ≤ Vcc ≤ 5.5V (Note 1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>60</td>
<td>—</td>
<td>ns</td>
<td>2.5V ≤ Vcc &lt; 4.5V (Note 1)</td>
</tr>
<tr>
<td>19</td>
<td>THV</td>
<td>HOLD high to output valid</td>
<td>30</td>
<td>—</td>
<td>ns</td>
<td>4.5V ≤ Vcc ≤ 5.5V (Note 1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>60</td>
<td>—</td>
<td>ns</td>
<td>2.5V ≤ Vcc &lt; 4.5V (Note 1)</td>
</tr>
<tr>
<td>20</td>
<td>TWC</td>
<td>Internal write cycle time</td>
<td>—</td>
<td>5</td>
<td>ms</td>
<td>(Note 3)</td>
</tr>
<tr>
<td>21</td>
<td></td>
<td>Endurance</td>
<td>1M</td>
<td>—</td>
<td>E/W Cycles</td>
<td>(Note 2)</td>
</tr>
</tbody>
</table>

**Note 1:** This parameter is periodically sampled and not 100% tested.

**Note 2:** This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model which can be obtained from Microchip’s web site at www.microchip.com.

**Note 3:** TWC begins on the rising edge of CS after a valid write sequence and ends when the internal write cycle is complete.
### TABLE 1-3: AC TEST CONDITIONS

<table>
<thead>
<tr>
<th>AC Waveform:</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{LO} = 0.2V$</td>
<td>—</td>
</tr>
<tr>
<td>$V_{HI} = V_{CC} - 0.2V$</td>
<td>(Note 1)</td>
</tr>
<tr>
<td>$V_{HI} = 4.0V$</td>
<td>(Note 2)</td>
</tr>
<tr>
<td>$CL = 100 , pF$</td>
<td>—</td>
</tr>
</tbody>
</table>

**Timing Measurement Reference Level**

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5 (V_{CC})</td>
<td>0.5 (V_{CC})</td>
</tr>
</tbody>
</table>

**Note 1:** For \(V_{CC} \leq 4.0V\)

**Note 2:** For \(V_{CC} > 4.0V\)
FIGURE 1-1: HOLD TIMING

FIGURE 1-2: SERIAL INPUT TIMING

FIGURE 1-3: SERIAL OUTPUT TIMING
2.0 FUNCTIONAL DESCRIPTION

2.1 Principles of Operation

The 25LC640A is a 8192-byte Serial EEPROM designed to interface directly with the Serial Peripheral Interface (SPI) port of many of today’s popular microcontroller families, including Microchip’s PIC® microcontrollers. It may also interface with microcontrollers that do not have a built-in SPI port by using discrete I/O lines programmed properly in firmware to match the SPI protocol.

The 25LC640A contains an 8-bit instruction register. The device is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The CS pin must be low and the HOLD pin must be high for the entire operation.

Table 2-1 contains a list of the possible instruction bytes and format for device operation. All instructions, addresses and data are transferred Most Significant Byte (MSB) first, Least Significant Byte (LSB) last.

Data (SI) is sampled on the first rising edge of SCK after CS goes low. If the clock line is shared with other peripheral devices on the SPI bus, the user can assert the HOLD input and place the 25LC640A in ‘HOLD’ mode. After releasing the HOLD pin, operation will resume from the point when the HOLD was asserted.

2.2 Read Sequence

The device is selected by pulling CS low. The 8-bit READ instruction is transmitted to the 25LC640A followed by the 16-bit address, with the three MSBs of the address being “don’t care” bits. After the correct READ instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin. The data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses. The internal Address Pointer is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached (1FFDH), the address counter rolls over to address 0000H, allowing the read cycle to be continued indefinitely. The read operation is terminated by raising the CS pin (Figure 2-1).

2.3 Write Sequence

Prior to any attempt to write data to the 25LC640A, the write enable latch must be set by issuing the WREN instruction (Figure 2-4). This is done by setting CS low and then clocking out the proper instruction into the 25LC640A. After all eight bits of the instruction are transmitted, the CS must be brought high to set the write enable latch. If the write operation is initiated immediately after the WREN instruction without CS being brought high, the data will not be written to the array because the write enable latch will not have been properly set.

Once the write enable latch is set, the user may proceed by setting the CS low, issuing a WRITE instruction, followed by the 16-bit address, with the three MSBs of the address being “don’t care” bits, and then the data to be written. Up to 32 bytes of data can be sent to the device before a write cycle is necessary. The only restriction is that all of the bytes must reside in the same page.

| Note: | Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or ‘page size’) and, end at addresses that are integer multiples of page size – 1. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary. |

For the data to be actually written to the array, the CS must be brought high after the Least Significant bit (D0) of the nth data byte has been clocked in. If CS is brought high at any other time, the write operation will not be completed. Refer to Figure 2-2 and Figure 2-3 for more detailed illustrations on the byte write sequence and the page write sequence, respectively. While the write is in progress, the STATUS register may be read to check the status of the WPEN, WIP, WEL, BP1 and BP0 bits (Figure 2-6). A read attempt of a memory array location will not be possible during a write cycle. When the write cycle is completed, the write enable latch is reset.
TABLE 2-1: INSTRUCTION SET

<table>
<thead>
<tr>
<th>Instruction Name</th>
<th>Instruction Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>READ</td>
<td>0000 0011</td>
<td>Read data from memory array beginning at selected address</td>
</tr>
<tr>
<td>WRITE</td>
<td>0000 0010</td>
<td>Write data to memory array beginning at selected address</td>
</tr>
<tr>
<td>WRDI</td>
<td>0000 0100</td>
<td>Reset the write enable latch (disable write operations)</td>
</tr>
<tr>
<td>WREN</td>
<td>0000 0110</td>
<td>Set the write enable latch (enable write operations)</td>
</tr>
<tr>
<td>RDSR</td>
<td>0000 0101</td>
<td>Read STATUS register</td>
</tr>
<tr>
<td>WRSR</td>
<td>0000 0001</td>
<td>Write STATUS register</td>
</tr>
</tbody>
</table>

FIGURE 2-1: READ SEQUENCE

![Read Sequence Diagram]
FIGURE 2-2: BYTE WRITE SEQUENCE

FIGURE 2-3: PAGE WRITE SEQUENCE
2.4 Write Enable (WREN) and Write Disable (WRDI)

The 25LC640A contains a write enable latch. See Table 2-4 for the Write-Protect Functionality Matrix. This latch must be set before any write operation will be completed internally. The WREN instruction will set the latch and the WRDI will reset the latch.

The following is a list of conditions under which the write enable latch will be reset:
- Power-up
- WRDI instruction successfully executed
- WRSR instruction successfully executed
- WRITE instruction successfully executed

**FIGURE 2-4: WRITE ENABLE SEQUENCE (WREN)**

- CS
- SCK
- SI
- SO

**FIGURE 2-5: WRITE DISABLE SEQUENCE (WRDI)**

- CS
- SCK
- SI
- SO
2.5 Read Status Register Instruction (RDSR)

The Read Status Register instruction (RDSR) provides access to the STATUS register. The STATUS register may be read at any time, even during a write cycle. The STATUS register is formatted as follows:

<table>
<thead>
<tr>
<th>TABLE 2-2: STATUS REGISTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
</tr>
<tr>
<td>W/R</td>
</tr>
<tr>
<td>WPEN</td>
</tr>
</tbody>
</table>

W/R = writable/readable. R = read-only.

The Write-In-Process (WIP) bit indicates whether the 25LC640A is busy with a write operation. When set to a ‘1’, a write is in progress, when set to a ‘0’, no write is in progress. This bit is read-only.

The Write Enable Latch (WEL) bit indicates the status of the write enable latch and is read-only. When set to a ‘1’, the latch allows writes to the array, when set to a ‘0’, the latch prohibits writes to the array. The state of this bit can always be updated via the WREN or WRDI commands regardless of the state of write protection on the STATUS register. These commands are shown in Figure 2-4 and Figure 2-5.

The Block Protection (BP0 and BP1) bits indicate which blocks are currently write-protected. These bits are set by the user issuing the WRSR instruction. These bits are nonvolatile, and are shown in Table 2-3.

See Figure 2-6 for the RDSR timing sequence.

The Write Enable Latch (WEL) bit indicates the status of the write enable latch and is read-only. When set to a ‘1’, the latch allows writes to the array, when set to a ‘0’, the latch prohibits writes to the array. The state of this bit can always be updated via the WREN or WRDI commands regardless of the state of write protection on the STATUS register. These commands are shown in Figure 2-4 and Figure 2-5.

The Block Protection (BP0 and BP1) bits indicate which blocks are currently write-protected. These bits are set by the user issuing the WRSR instruction. These bits are nonvolatile, and are shown in Table 2-3.

See Figure 2-6 for the RDSR timing sequence.
2.6 Write Status Register Instruction (WRSR)

The Write Status Register instruction (WRSR) allows the user to write to the nonvolatile bits in the STATUS register as shown in Table 2-2. The user is able to select one of four levels of protection for the array by writing to the appropriate bits in the STATUS register. The array is divided up into four segments. The user has the ability to write-protect none, one, two, or all four of the segments of the array. The partitioning is controlled as shown in Table 2-3.

The Write-Protect Enable (WPEN) bit is a nonvolatile bit that is available as an enable bit for the WP pin. The Write-Protect (WP) pin and the Write-Protect Enable (WPEN) bit in the STATUS register control the programmable hardware write-protect feature. Hardware write protection is enabled when WP pin is low and the WPEN bit is high. Hardware write protection is disabled when either the WP pin is high or the WPEN bit is low. When the chip is hardware write-protected, only writes to nonvolatile bits in the STATUS register are disabled. See Table 2-4 for a matrix of functionality on the WPEN bit.

### TABLE 2-3: ARRAY PROTECTION

<table>
<thead>
<tr>
<th>BP1</th>
<th>BP0</th>
<th>Array Addresses Write-Protected</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>none</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>upper 1/4 (1800h-1FFFh)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>upper 1/2 (1000h-1FFFh)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>all (0000h-1FFFh)</td>
</tr>
</tbody>
</table>

See Figure 2-7 for the WRSR timing sequence.

### FIGURE 2-7: WRITE STATUS REGISTER TIMING SEQUENCE (WRSR)

An internal write cycle (TWC) is initiated on the rising edge of CS after a valid write STATUS register sequence.
2.7 Data Protection

The following protection has been implemented to prevent inadvertent writes to the array:

- The write enable latch is reset on power-up
- A write enable instruction must be issued to set the write enable latch
- After a byte write, page write or STATUS register write, the write enable latch is reset
- CS must be set high after the proper number of clock cycles to start an internal write cycle
- Access to the array during an internal write cycle is ignored and programming is continued

2.8 Power-On State

The 25LC640A powers on in the following state:

- The device is in low-power Standby mode (CS = 1)
- The write enable latch is reset
- SO is in high-impedance state
- A high-to-low-level transition on CS is required to enter active state

### TABLE 2-4: WRITE-PROTECT FUNCTIONALITY MATRIX

<table>
<thead>
<tr>
<th>WEL (SR bit 1)</th>
<th>WPEN (SR bit 7)</th>
<th>WP (pin 3)</th>
<th>Protected Blocks</th>
<th>Unprotected Blocks</th>
<th>STATUS Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>x</td>
<td>x</td>
<td>Protected</td>
<td>Protected</td>
<td>Protected</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>x</td>
<td>Protected</td>
<td>Writable</td>
<td>Writable</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0 (low)</td>
<td>Protected</td>
<td>Writable</td>
<td>Protected</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1 (high)</td>
<td>Protected</td>
<td>Writable</td>
<td>Writable</td>
</tr>
</tbody>
</table>

x = don’t care
3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

<table>
<thead>
<tr>
<th>Name</th>
<th>Pin Number</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS</td>
<td>1</td>
<td>Chip Select Input</td>
</tr>
<tr>
<td>SO</td>
<td>2</td>
<td>Serial Data Output</td>
</tr>
<tr>
<td>WP</td>
<td>3</td>
<td>Write-Protect Pin</td>
</tr>
<tr>
<td>VSS</td>
<td>4</td>
<td>Ground</td>
</tr>
<tr>
<td>SI</td>
<td>5</td>
<td>Serial Data Input</td>
</tr>
<tr>
<td>SCK</td>
<td>6</td>
<td>Serial Clock Input</td>
</tr>
<tr>
<td>HOLD</td>
<td>7</td>
<td>Hold Input</td>
</tr>
<tr>
<td>Vcc</td>
<td>8</td>
<td>Supply Voltage</td>
</tr>
</tbody>
</table>

3.1 Chip Select (CS)

A low level on this pin selects the device. A high level deselects the device and forces it into Standby mode. However, a programming cycle which is already initiated or in progress will be completed, regardless of the CS input signal. If CS is brought high during a program cycle, the device will go into Standby mode as soon as the programming cycle is complete. When the device is deselected, SO goes to the high-impedance state, allowing multiple parts to share the same SPI bus. A low-to-high transition on CS after a valid write sequence initiates an internal write cycle. After power-up, a low level on CS is required prior to any sequence being initiated.

3.2 Serial Output (SO)

The SO pin is used to transfer data out of the 25LC640A. During a read cycle, data is shifted out on this pin after the falling edge of the serial clock.

3.3 Write-Protect (WP)

This pin is used in conjunction with the WPEN bit in the STATUS register to prohibit writes to the nonvolatile bits in the STATUS register. When WP is low and WPEN is high, writing to the nonvolatile bits in the STATUS register is disabled. All other operations function normally. When WP is high, all functions, including writes to the nonvolatile bits in the STATUS register operate normally. If the WPEN bit is set, WP low during a STATUS register write sequence will disable writing to the STATUS register. If an internal write cycle has already begun, WP going low will have no effect on the write.

The WP pin function is blocked when the WPEN bit in the STATUS register is low. This allows the user to install the 25LC640A in a system with WP pin grounded and still be able to write to the STATUS register. The WP pin functions will be enabled when the WPEN bit is set high.

3.4 Serial Input (SI)

The SI pin is used to transfer data into the device. It receives instructions, addresses and data. Data is latched on the rising edge of the serial clock.

3.5 Serial Clock (SCK)

The SCK is used to synchronize the communication between a master and the 25LC640A. Instructions, addresses or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin is updated after the falling edge of the clock input.

3.6 Hold (HOLD)

The HOLD pin is used to suspend transmission to the 25LC640A while in the middle of a serial sequence without having to retransmit the entire sequence again. It must be held high any time this function is not being used. Once the device is selected and a serial sequence is underway, the HOLD pin may be pulled low to pause further serial communication without resetting the serial sequence. The HOLD pin must be brought low while SCK is low, otherwise the HOLD function will not be invoked until the next SCK high-to-low transition. The 25LC640A must remain selected during this sequence. The SI, SCK and SO pins are in a high-impedance state during the time the device is paused and transitions on these pins will be ignored. To resume serial communication, HOLD must be brought high while the SCK pin is low, otherwise serial communication will not resume. Lowering the HOLD line at any time will tri-state the SO line.
4.0 PACKAGING INFORMATION

4.1 Package Marking Information

Legend:

- **XX...X**: Customer-specific information
- **Y**: Year code (last digit of calendar year)
- **YY**: Year code (last 2 digits of calendar year)
- **WW**: Week code (week of January 1 is week '01')
- **NNN**: Alphanumeric traceability code
- **3**: Pb-free JEDEC designator for Matte Tin (Sn)

*This package is Pb-free. The Pb-free JEDEC designator (3) can be found on the outer packaging for this package.*

**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

**Note:** Custom marking available.
# 8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

---

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>N</td>
</tr>
<tr>
<td>Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
</tr>
<tr>
<td>Standoff §</td>
<td>A1</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
</tr>
<tr>
<td>Chamfer (optional)</td>
<td>h</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
</tr>
<tr>
<td>Footprint</td>
<td>L1</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>φ</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
</tr>
<tr>
<td>Lead Width</td>
<td>b</td>
</tr>
<tr>
<td>Mold Draft Angle Top</td>
<td>α</td>
</tr>
<tr>
<td>Mold Draft Angle Bottom</td>
<td>β</td>
</tr>
</tbody>
</table>

**Notes:**

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

---

Microchip Technology Drawing C04-057B
8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

RECOMMENDED LAND PATTERN

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Contact Pitch E</td>
<td>1.27 BSC</td>
</tr>
<tr>
<td>Contact Pad Spacing C</td>
<td>5.40</td>
</tr>
<tr>
<td>Contact Pad Width (X8) X1</td>
<td>0.60</td>
</tr>
<tr>
<td>Contact Pad Length (X8) Y1</td>
<td>1.55</td>
</tr>
</tbody>
</table>

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A
APPENDIX A:  REVISION HISTORY

Revision A (03/2009)

Initial release of this document.
THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user’s guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com
READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150. Please list the following information, and use this outline to provide us with your comments about this document.

To: Technical Publications Manager

RE: Reader Response

From: Name

Company __________________________________________

Address __________________________________________

City / State / ZIP / Country _____________________________

Telephone: (_____) _________ - _________  FAX: (_____) _________ - _________

Application (optional):

Would you like a reply?  ____ Y  ____ N

Device: 25LC640A  Literature Number: DS22144A

Questions:

1. What are the best features of this document?

________________________________________________________________________

2. How does this document meet your hardware and software development needs?

________________________________________________________________________

3. Do you find the organization of this document easy to follow? If not, why?

________________________________________________________________________

4. What additions to the document do you think would enhance the structure and subject?

________________________________________________________________________

5. What deletions from the document could be made without affecting the overall usefulness?

________________________________________________________________________

6. Is there any incorrect or misleading information (what and where)?

________________________________________________________________________

7. How would you improve this document?

________________________________________________________________________
**PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>X</th>
<th>X</th>
<th>/XX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td>Tape &amp; Reel</td>
<td>Temp Range</td>
<td>Package</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Device:</th>
<th>Tape &amp; Reel:</th>
<th>Temperature Range:</th>
<th>Package:</th>
</tr>
</thead>
<tbody>
<tr>
<td>25LC640A</td>
<td>Blank = Standard packaging</td>
<td>M = -55°C to +125°C</td>
<td>SN = Plastic SOIC (3.90 mm body), 8-lead</td>
</tr>
<tr>
<td>T = Tape &amp; Reel</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Examples:**

a) 25LC640A-M/SN = 64 Kbit, 2.5V Serial EEPROM, Extended temp., SOIC package

b) 25LC640AT-M/SN = 64 Kbit, 2.5V Serial EEPROM, Extended temp., Tape and Reel, SOIC package
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
## AMERICAS
Corporate Office
2355 West Chandler Blvd.
Chandler, AZ  85224-6199
Tel:  480-792-7200
Fax:  480-792-7277
Technical Support:  http://support.microchip.com
Web Address:  www.microchip.com

### Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

### Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

### Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

### Cleveland
Independence, OH
Tel: 216-447-0087
Fax: 216-447-0088

### Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

### Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

### Kokomo
Kokomo, IN
Tel: 765-864-8360
Fax: 765-864-8387

### Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

### Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

### Toronto
Mississauga, Ontario, Canada
Tel: 905-673-0999
Fax: 905-673-6509

## ASIA/PACIFIC

### Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

### Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

### China - Beijing
Tel: 86-10-8528-2100
Fax: 86-10-8528-2104

### China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

### China - Hong Kong SAR
Tel: 852-2401-1200
Fax: 852-2401-3431

### China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

### China - Qindao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

### China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

### China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

### China - Shenzhen
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760

### China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

### China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

### China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

### China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

## ASIA/PACIFIC

### India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4080

### India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

### India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

### Japan - Yokohama
Tel: 81-4-5471-6166
Fax: 81-4-5471-6122

### Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

### Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or 82-2-558-5934

### Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

### Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

### Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

### Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

### Taiwan - Hsin Chu
Tel: 886-3-572-9526
Fax: 886-3-572-6459

### Taiwan - Kaohsiung
Tel: 886-7-536-4818
Fax: 886-7-536-4803

### Taiwan - Taipei
Tel: 886-2-2500-6610
Fax: 886-2-2508-0102

### Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

## EUROPE

### Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

### Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

### France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

### Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

### Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

### Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

### Spain - Madrid
Tel: 34-91708-08-90
Fax: 34-91708-08-91

### UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820

---

**02/04/09**

---

© 2009 Microchip Technology Inc.