MCP1801

150 mA, High PSRR, Low Quiescent Current LDO

Features:

- 150 mA Maximum Output Current
- Low Dropout Voltage, 200 mV typical @ 100 mA
- 25 µA Typical Quiescent Current
- 0.01 µA Typical Shutdown Current
- Input Operating Voltage Range: 2.0V to 10.0V
- Standard Output Voltage Options:
  - 0.9V, 1.2V, 1.8V, 2.5V, 3.0V, 3.3V, 5.0V, 6.0V
- Output Voltage Accuracy:
  - ±2% (V_R > 1.5V), ±30 mV (V_R ≤ 1.5V)
- Stable with Ceramic Output Capacitors
- Current Limit Protection
- Shutdown Pin
- High PSRR: 70 dB typical @ 10 kHz

Applications:

- Battery-powered Devices
- Battery-powered Alarm Circuits
- Smoke Detectors
- CO² Detectors
- Pagers and Cellular Phones
- Wireless Communications Equipment
- Smart Battery Packs
- Low Quiescent Current Voltage Reference
- PDAs
- Digital Cameras
- Microcontroller Power
- Solar-Powered Instruments
- Consumer Products
- Battery Powered Data Loggers

Related Literature:

- AN766, “Pin-Compatible CMOS Upgrades to Bipolar LDOs”, DS00766, Microchip Technology Inc., 2002

Description:

The MCP1801 is a family of CMOS low dropout (LDO) voltage regulators that can deliver up to 150 mA of current while consuming only 25 µA of quiescent current (typical). The input operating range is specified from 2.0V to 10.0V, making it an ideal choice for two to six primary cell battery-powered applications, 9V alkaline and one or two cell Li-Ion-powered applications.

The MCP1801 is capable of delivering 100 mA with only 200 mV (typical) of input to output voltage differential (V_OUT = 3.3V). The output voltage tolerance of the MCP1801 at +25°C is typically ±0.4% with a maximum of ±2%. Line regulation is ±0.01% typical at +25°C.

The LDO output is stable with a minimum of 1 µF of output capacitance. Ceramic, tantalum, or aluminum electrolytic capacitors can all be used for input and output. Overcurrent limit with current foldback provides short-circuit protection. A shutdown (SHDN) function allows the output to be enabled or disabled. When disabled, the MCP1801 draws only 0.01 µA of current (typical).

The MCP1801 is available in a SOT-23-5 package.
MCP1801

Functional Block Diagram

Typical Application Circuit
1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Input Voltage ................................................................. +12V
Output Current (Continuous) ..................... PD/(VIN-VOUT)mA
Output Current (Peak) ............................................... 500 mA
Output Voltage ............................... (VSS-0.3V) to (VIN+0.3V)
SHDN Voltage..................................(V SS-0.3V) to (VIN+0.3V)
Continuous Power Dissipation:
SOT-23-5 .............................................................. 250 mW

† Notice: Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input / Output Characteristics</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Operating Voltage</td>
<td>VIN</td>
<td>2.0</td>
<td>—</td>
<td>10.0</td>
<td>V</td>
<td>Note 1</td>
</tr>
<tr>
<td>Input Quiescent Current</td>
<td>Iq</td>
<td>—</td>
<td>25</td>
<td>50</td>
<td>µA</td>
<td>Iq = 0 mA</td>
</tr>
<tr>
<td>Shutdown Current</td>
<td>ISHDN</td>
<td>—</td>
<td>0.01</td>
<td>0.10</td>
<td>µA</td>
<td>SHDN = 0V</td>
</tr>
<tr>
<td>Maximum Output Current</td>
<td>IOUT mA</td>
<td>150</td>
<td>—</td>
<td>—</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Current Limiter</td>
<td>I LIMIT</td>
<td>—</td>
<td>300</td>
<td>—</td>
<td>mA</td>
<td>if VR ≤ 1.75V, then VIN = VR + 2.0V</td>
</tr>
<tr>
<td>Output Short Circuit Current</td>
<td>IOUT SC</td>
<td>—</td>
<td>50</td>
<td>—</td>
<td>mA</td>
<td>if VR ≤ 1.75V, then VIN = VR + 2.0V</td>
</tr>
<tr>
<td>Output Voltage Regulation</td>
<td>VOUT</td>
<td>VR-2.0%</td>
<td>VR</td>
<td>VR+2.0%</td>
<td>V</td>
<td>VR ≥ 1.45V, IOUT = 30 mA, Note 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VR-30 mV</td>
<td>VR</td>
<td>VR+30 mV</td>
<td></td>
<td>VR &lt; 1.45V, IOUT = 30 mA</td>
</tr>
<tr>
<td>Output Voltage Temperature Coefficient</td>
<td>TCVOUT</td>
<td>—</td>
<td>100</td>
<td>—</td>
<td>ppm/°C</td>
<td>IOUT = 30 mA, -40°C ≤ TA ≤ +85°C, Note 3</td>
</tr>
<tr>
<td>Line Regulation</td>
<td>ΔVOUT/(VOUT *ΔVIN)</td>
<td>0.2</td>
<td>±0.01</td>
<td>0.2%</td>
<td>V/V</td>
<td>(VR + 1V) ≤ VIN ≤ 10V, Note 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VR &gt; 1.75V, IOUT = 30 mA</td>
<td>VR</td>
<td>VR ≤ 1.75V, IOUT = 10 mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Load Regulation</td>
<td>ΔVOUT/VIN</td>
<td>15</td>
<td>50</td>
<td>—</td>
<td>mV</td>
<td>Ii = 1.0 mA to 100 mA, Note 4</td>
</tr>
<tr>
<td>Dropout Voltage, Note 5</td>
<td>VDROP</td>
<td>60</td>
<td>90</td>
<td>60</td>
<td>mV</td>
<td>Ii = 30 mA, 3.1V ≤ VR ≤ 6.0V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>200</td>
<td>250</td>
<td>—</td>
<td></td>
<td>Ii = 100 mA, 3.1V ≤ VR ≤ 6.0V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>80</td>
<td>120</td>
<td>—</td>
<td></td>
<td>Ii = 30 mA, 2.0V ≤ VR &lt; 3.1V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>240</td>
<td>350</td>
<td>—</td>
<td></td>
<td>Ii = 100 mA, 2.0V ≤ VR &lt; 3.1V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.07 - VR</td>
<td>2.10 - VR</td>
<td>—</td>
<td>V</td>
<td>Ii = 30 mA, VR ≥ 2.0V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.23 - VR</td>
<td>2.33 - VR</td>
<td>—</td>
<td></td>
<td>Ii = 100 mA, VR ≥ 2.0V</td>
</tr>
<tr>
<td>Power Supply Ripple Rejection Ratio</td>
<td>PSRR</td>
<td>—</td>
<td>70</td>
<td>—</td>
<td>dB</td>
<td>f = 10 kHz; Ii = 50 mA, VINAC = 1V pk-pk, CIN = 0 µF, if VR &lt; 1.5V, then VIN = 2.5V</td>
</tr>
<tr>
<td>Output Noise</td>
<td>eN</td>
<td>0.6</td>
<td>—</td>
<td>—</td>
<td>µV/√Hz</td>
<td>IOUT = 100 mA, f=1 kHz, COUT=1 µF (X7R Ceramic), VOUT=3.3V</td>
</tr>
</tbody>
</table>

Note 1: The minimum VIN must meet two conditions: VIN ≥ 2.0V and VIN ≥ (VR + 1.0V).
2: VR is the nominal regulator output voltage. For example: VR = 1.8V, 2.5V, 3.0V, 3.3V, or 5.0V.
The input voltage VIN = VR + 1.0V or VIN = 2.0V (whichever is greater); IOUT = 100 µA.
3: TCVOUT = (VOUT-HIGH - VOUT-LOW) *106 / (VR * ΔTemperature), VOUT-HIGH = highest voltage measured over the temperature range. VOUT-LOW = lowest voltage measured over the temperature range.
4: Load regulation is measured at a constant junction temperature using low duty cycle pulse testing. Changes in output voltage due to heating effects are determined using thermal regulation specification TCVOUT.
5: Dropout voltage is defined as the input to output differential at which the output voltage drops 2% below its measured value with an applied input voltage of VR + 1.0V or 2.0V, whichever is greater.
## ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** Unless otherwise specified, all limits are established for $V_{IN} = V_R + 1.0V$. **Note 1:** $C_{OUT} = 1 \mu F$ (X7R), $C_{IN} = 1 \mu F$ (X7R), $V_{SHDN} = V_{IN}$, $T_A = +25°C$.

### Shutdown Input

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic High Input</td>
<td>$V_{SHDN-HIGH}$</td>
<td>1.6</td>
<td>—</td>
<td>—</td>
<td>V</td>
<td>—</td>
</tr>
<tr>
<td>Logic Low Input</td>
<td>$V_{SHDN-LOW}$</td>
<td>—</td>
<td>—</td>
<td>0.25</td>
<td>V</td>
<td>—</td>
</tr>
</tbody>
</table>

**Note 1:** The minimum $V_{IN}$ must meet two conditions: $V_{IN} \geq 2.0V$ and $V_{IN} \geq (V_R + 1.0V)$.

**Note 2:** $V_R$ is the nominal regulator output voltage. For example: $V_R = 1.8V, 2.5V, 3.0V, 3.3V, or 5.0V$.

The input voltage $V_{IN} = V_R + 1.0V$ or $V_{IN} = 2.0V$ (whichever is greater); $I_{OUT} = 100 \mu A$.

**Note 3:** $TCV_{OUT} = (V_{OUT-HIGH} - V_{OUT-LOW}) * 10^6 / (V_R * \Delta Temperature)$, $V_{OUT-HIGH}$ = highest voltage measured over the temperature range, $V_{OUT-LOW}$ = lowest voltage measured over the temperature range.

**Note 4:** Load regulation is measured at a constant junction temperature using low duty cycle pulse testing. Changes in output voltage due to heating effects are determined using thermal regulation specification $TCV_{OUT}$.

**Note 5:** Dropout voltage is defined as the input to output differential at which the output voltage drops 2% below its measured value with an applied input voltage of $V_R + 1.0V$ or 2.0V, whichever is greater.

## TEMPERATURE SPECIFICATIONS

### Temperature Ranges

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Temperature Range</td>
<td>$T_A$</td>
<td>-40</td>
<td>—</td>
<td>+85</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>$T_{stg}$</td>
<td>-55</td>
<td>—</td>
<td>+125</td>
<td>°C</td>
<td></td>
</tr>
</tbody>
</table>

### Thermal Package Resistance

<table>
<thead>
<tr>
<th>Parameters</th>
<th>$\theta_{JA}$</th>
<th>—</th>
<th>256</th>
<th>—</th>
<th>°C/W</th>
<th>EIA/JEDEC JESD51-7</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$\theta_{JC}$</td>
<td>81</td>
<td>—</td>
<td>—</td>
<td>°C/W</td>
<td>FR-4 0.063 4-Layer Board</td>
</tr>
</tbody>
</table>
2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

**Note:** Unless otherwise indicated: $V_R = 3.3V$, $C_{OUT} = 1 \mu F$ Ceramic (X7R), $C_{IN} = 1 \mu F$ Ceramic (X7R), $I_L = 100 \mu A$, $T_A = +25^\circ C$, $V_{IN} = V_R + 1.0V$, SOT-23-5.

**Note:** Junction Temperature ($T_J$) is approximated by soaking the device under test to an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in Junction temperature over the Ambient temperature is not significant.

**FIGURE 2-1:** Quiescent Current vs. Input Voltage.

**FIGURE 2-2:** Quiescent Current vs. Input Voltage.

**FIGURE 2-3:** Quiescent Current vs. Input Voltage.

**FIGURE 2-4:** Ground Current vs. Load Current.

**FIGURE 2-5:** Ground Current vs. Load Current.

**FIGURE 2-6:** Quiescent Current vs. Junction Temperature.
**Note:** Unless otherwise indicated: $V_R = 3.3V$, $C_{OUT} = 1 \mu F$ Ceramic (X7R), $C_{IN} = 1 \mu F$ Ceramic (X7R), $I_L = 100 \mu A$, $T_A = +25^\circ C$, $V_{IN} = V_R + 1.0V$, SOT-23-5.

**FIGURE 2-7:** Output Voltage vs. Input Voltage.

**FIGURE 2-8:** Output Voltage vs. Input Voltage.

**FIGURE 2-9:** Output Voltage vs. Input Voltage.

**FIGURE 2-10:** Output Voltage vs. Load Current.

**FIGURE 2-11:** Output Voltage vs. Load Current.

**FIGURE 2-12:** Output Voltage vs. Load Current.
Note: Unless otherwise indicated: \( V_R = 3.3V, C_{OUT} = 1 \mu F \) Ceramic (X7R), \( C_{IN} = 1 \mu F \) Ceramic (X7R), \( I_L = 100 \mu A, T_A = +25^{\circ}C, V_{IN} = V_R + 1.0V, \) SOT-23-5.

**FIGURE 2-13:** Dropout Voltage vs. Load Current.

**FIGURE 2-14:** Dropout Voltage vs. Load Current.

**FIGURE 2-15:** Dynamic Line Response.

**FIGURE 2-16:** Dynamic Line Response.

**FIGURE 2-17:** Short Circuit Current vs. Input Voltage.

**FIGURE 2-18:** Load Regulation vs. Temperature.
Note: Unless otherwise indicated: \( V_R = 3.3V \), \( C_{OUT} = 1 \mu F \) Ceramic (X7R), \( C_{IN} = 1 \mu F \) Ceramic (X7R), \( I_L = 100 \mu A \), \( T_A = +25^\circ C \), \( V_{IN} = V_R + 1.0V \), SOT-23-5.

**FIGURE 2-19:** Load Regulation vs. Temperature.

**FIGURE 2-20:** Load Regulation vs. Temperature.

**FIGURE 2-21:** Line Regulation vs. Temperature.

**FIGURE 2-22:** Line Regulation vs. Temperature.

**FIGURE 2-23:** Line Regulation vs. Temperature.

**FIGURE 2-24:** PSRR vs. Frequency.
Note: Unless otherwise indicated: \( V_R = 3.3 \text{V}, C_{\text{OUT}} = 1 \mu \text{F Ceramic (X7R)}, C_{\text{IN}} = 1 \mu \text{F Ceramic (X7R)}, I_L = 100 \mu \text{A}, \) \( T_A = +25^\circ \text{C}, V_{\text{IN}} = V_R + 1.0 \text{V}, \text{SOT-23-5}. \)

**FIGURE 2-25:** PSRR vs. Frequency.

**FIGURE 2-26:** Power-Up Timing.

**FIGURE 2-27:** Dynamic Load Response.

**FIGURE 2-28:** Dynamic Load Response.

**FIGURE 2-29:** Power-Up Timing From SHDN.

**FIGURE 2-30:** Output Noise
3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: MCP1801 PIN FUNCTION TABLE

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>V_IN</td>
<td>Unregulated Supply Voltage</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
<td>Ground Terminal</td>
</tr>
<tr>
<td>3</td>
<td>SHDN</td>
<td>Shutdown Input</td>
</tr>
<tr>
<td>4</td>
<td>NC</td>
<td>No Connection</td>
</tr>
<tr>
<td>5</td>
<td>V_OUT</td>
<td>Regulated Voltage Output</td>
</tr>
</tbody>
</table>

3.1 Unregulated Input Voltage (V_IN)

Connect V_IN to the input unregulated source voltage. Like all low dropout linear regulators, low source impedance is necessary for the stable operation of the LDO. The amount of capacitance required to ensure low source impedance will depend on the proximity of the input source capacitors or battery type. For most applications, 0.1 µF of capacitance will ensure stable operation of the LDO circuit. The type of capacitor used can be ceramic, tantalum, or aluminum electrolytic. The low ESR characteristics of the ceramic will yield better noise and PSRR performance at high frequency.

3.2 Ground Terminal (GND)

Regulator ground. Tie GND to the negative side of the output and the negative side of the input capacitor. Only the LDO bias current (25 µA typical) flows out of this pin; there is no high current. The LDO output regulation is referenced to this pin. Minimize voltage drops between this pin and the negative side of the load.

3.3 Shutdown Input (SHDN)

The SHDN input is used to turn the LDO output voltage on and off. When the SHDN input is at a logic-high level, the LDO output voltage is enabled. When the SHDN input is pulled to a logic-low level, the LDO enters a low quiescent current shutdown state where the typical quiescent current is 0.01 µA. The SHDN pin does not have an internal pull-up or pull-down resistor. The SHDN pin must be connected to either V_IN or GND to prevent the device from becoming unstable.

3.4 Regulated Output Voltage (V_OUT)

Connect V_OUT to the positive side of the load and the positive terminal of the output capacitor. The positive side of the output capacitor should be physically located as close to the LDO V_OUT pin as is practical. The current flowing out of this pin is equal to the DC load current.
4.0 DETAILED DESCRIPTION

4.1 Output Regulation
A portion of the LDO output voltage is fed back to the internal error amplifier and compared with the precision internal bandgap reference. The error amplifier output will adjust the amount of current that flows through the P-Channel pass transistor, thus regulating the output voltage to the desired value. Any changes in input voltage or output current will cause the error amplifier to respond and adjust the output voltage to the target voltage (refer to Figure 4-1).

4.2 Overcurrent
The MCP1801 internal circuitry monitors the amount of current flowing through the P-Channel pass transistor. In the event that the load current reaches the current limiter level of 300 mA (typical), the current limiter circuit will operate and the output voltage will drop. As the output voltage drops, the internal current foldback circuit will further reduce the output voltage causing the output current to decrease. When the output is shorted, a typical output current of 50 mA flows.

4.3 Shutdown
The SHDN input is used to turn the LDO output voltage on and off. When the SHDN input is at a logic-high level, the LDO output voltage is enabled. When the SHDN input is pulled to a logic-low level, the LDO output voltage is disabled and the LDO enters a low quiescent current shutdown state where the typical quiescent current is 0.01 µA. The SHDN pin does not have an internal pull-up or pull-down resistor. Therefore, the SHDN pin must be pulled either high or low to prevent the device from becoming unstable. The internal device current will increase when the device is operational and current flows through the pull-up or pull-down resistor to the SHDN pin internal logic. The SHDN pin internal logic is equivalent to an inverter input.

4.4 Output Capacitor
The MCP1801 requires a minimum output capacitance of 1 µF for output voltage stability. Ceramic capacitors are recommended because of their size, cost, and environmental robustness qualities.

Aluminum-electrolytic and tantalum capacitors can be used on the LDO output as well. The output capacitor should be located as close to the LDO output as is practical. Ceramic materials X7R and X5R have low temperature coefficients and are well within the acceptable ESR range required. A typical 1 µF X7R 0805 capacitor has an ESR of 50 milli-ohms.

Larger LDO output capacitors can be used with the MCP1801 to improve dynamic performance and power supply ripple rejection performance. Aluminum-electrolytic capacitors are not recommended for low temperature applications of \( \leq 25^\circ C \).

4.5 Input Capacitor
Low input source impedance is necessary for the LDO output to operate properly. When operating from batteries, or in applications with long lead length (> 10 inches) between the input source and the LDO, some input capacitance is recommended. A minimum of 0.1 µF to 4.7 µF is recommended for most applications.

For applications that have output step load requirements, the input capacitance of the LDO is very important. The input capacitance provides the LDO with a good local low-impedance source to pull the transient currents from in order to respond quickly to the output load step. For good step response performance, the input capacitor should be of equivalent (or higher) value than the output capacitor. The capacitor should be placed as close to the input of the LDO as is practical. Larger input capacitors will also help reduce any high-frequency noise on the input and output of the LDO and reduce the effects of any inductance that exists between the input source voltage and the input capacitance of the LDO.
FIGURE 4-1: Block Diagram.
5.0 FUNCTIONAL DESCRIPTION

The MCP1801 CMOS low dropout linear regulator is intended for applications that need the low current consumption while maintaining output voltage regulation. The operating continuous load range of the MCP1801 is from 0 mA to 150 mA. The input operating voltage range is from 2.0V to 10.0V, making it capable of operating from three or more alkaline cells or single and multiple Li-Ion cell batteries.

5.1 Input

The input of the MCP1801 is connected to the source of the P-Channel PMOS pass transistor. As with all LDO circuits, a relatively low source impedance (10Ω) is needed to prevent the input impedance from causing the LDO to become unstable. The size and type of the capacitor needed depends heavily on the input source type (battery, power supply) and the output current range of the application. For most applications a 0.1 µF ceramic capacitor will be sufficient to ensure circuit stability. Larger values can be used to improve circuit AC performance.

5.2 Output

The maximum rated continuous output current for the MCP1801 is 150 mA.
A minimum output capacitance of 1.0 µF is required for small signal stability in applications that have up to 150 mA output current capability. The capacitor type can be ceramic, tantalum, or aluminum electrolytic.
6.0 APPLICATION CIRCUITS AND ISSUES

6.1 Typical Application

The MCP1801 is most commonly used as a voltage regulator. Its low quiescent current and low dropout voltage make it ideal for many battery-powered applications.

FIGURE 6-1: Typical Application Circuit.

6.1.1 APPLICATION INPUT CONDITIONS

<table>
<thead>
<tr>
<th>Package Type</th>
<th>SOT-23-5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage Range</td>
<td>2.4V to 5.0V</td>
</tr>
<tr>
<td>(V_{\text{IN}}) maximum</td>
<td>5.0V</td>
</tr>
<tr>
<td>(V_{\text{OUT}}) typical</td>
<td>1.8V</td>
</tr>
<tr>
<td>(I_{\text{OUT}}) maximum</td>
<td>50 mA maximum</td>
</tr>
</tbody>
</table>

6.2 Power Calculations

6.2.1 POWER DISSIPATION

The internal power dissipation of the MCP1801 is a function of input voltage, output voltage, and output current. The power dissipation, as a result of the quiescent current draw, is so low, it is insignificant (25.0 \(\mu\)A \(\times\) \(V_{\text{IN}}\)). The following equation can be used to calculate the internal power dissipation of the LDO.

**EQUATION 6-1:**

\[
P_{LDO} = (V_{\text{IN(MAX)}} - V_{\text{OUT(MIN)}}) \times I_{\text{OUT(MAX)}}
\]

Where:

- \(P_{LDO}\) = LDO Pass device internal power dissipation
- \(V_{\text{IN(MAX)}}\) = Maximum input voltage
- \(V_{\text{OUT(MIN)}}\) = LDO minimum output voltage

The maximum continuous operating temperature specified for the MCP1801 is +85°C. To estimate the internal junction temperature of the MCP1801, the total internal power dissipation is multiplied by the thermal resistance from junction to ambient (\(R_{\theta JA}\)). The thermal resistance from junction to ambient for the SOT-23-5 pin package is estimated at 256°C/W.

**EQUATION 6-2:**

\[
T_{J(MAX)} = P_{TOTAL} \times R_{\theta JA} + T_{A(MAX)}
\]

Where:

- \(T_{J(MAX)}\) = Maximum continuous junction temperature
- \(P_{TOTAL}\) = Total device power dissipation
- \(R_{\theta JA}\) = Thermal resistance from junction to ambient
- \(T_{A(MAX)}\) = Maximum ambient temperature

The maximum power dissipation capability for a package can be calculated given the junction-to-ambient thermal resistance and the maximum ambient temperature for the application. The following equation can be used to determine the package maximum internal power dissipation.

**EQUATION 6-3:**

\[
P_{D(MAX)} = \frac{(T_{J(MAX)} - T_{A(MAX)})}{R_{\theta JA}}
\]

Where:

- \(P_{D(MAX)}\) = Maximum device power dissipation
- \(T_{J(MAX)}\) = Maximum continuous junction temperature
- \(T_{A(MAX)}\) = Maximum ambient temperature
- \(R_{\theta JA}\) = Thermal resistance from junction to ambient

**EQUATION 6-4:**

\[
T_{J(RISE)} = P_{D(MAX)} \times R_{\theta JA}
\]

Where:

- \(T_{J(RISE)}\) = Rise in device junction temperature over the ambient temperature
- \(P_{TOTAL}\) = Maximum device power dissipation
- \(R_{\theta JA}\) = Thermal resistance from junction to ambient
EQUATION 6-5:

\[ T_J = T_{J(RISE)} + T_A \]

Where:
- \( T_J \) = Junction Temperature
- \( T_{J(RISE)} \) = Rise in device junction temperature over the ambient temperature
- \( T_A \) = Ambient temperature

6.3 Voltage Regulator

Internal power dissipation, junction temperature rise, junction temperature and maximum power dissipation are calculated in the following example. The power dissipation, as a result of ground current, is small enough to be neglected.

6.3.1 POWER DISSIPATION EXAMPLE

Package

- Package Type: SOT-23-5
- Input Voltage: \( V_{IN} = 2.4\text{V to 5.0V} \)

LDO Output Voltages and Currents

- \( V_{OUT} = 1.8\text{V} \)
- \( I_{OUT} = 50 \text{mA} \)

Maximum Ambient Temperature

\( T_{A(MAX)} = +40°C \)

Internal Power Dissipation

Internal Power dissipation is the product of the LDO output current times the voltage across the LDO (\( V_{IN} \) to \( V_{OUT} \)).

\[
P_{LDO} = (V_{IN(MAX)} - V_{OUT(MIN)}) \times I_{OUT(MAX)}
\]

\[
P_{LDO} = (5.0\text{V} - (0.98 \times 1.8\text{V})) \times 50 \text{mA}
\]

\[
P_{LDO} = 161.8 \text{ milli-Watts}
\]

Device Junction Temperature Rise

The internal junction temperature rise is a function of internal power dissipation and the thermal resistance from junction to ambient for the application. The thermal resistance from junction to ambient (\( R_{TJA} \)) is derived from an EIA/JEDEC standard for measuring thermal resistance for small surface mount packages. The EIA/JEDEC specification is JESD51-7, “High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages”. The standard describes the test method and board specifications for measuring the thermal resistance from junction to ambient. The actual thermal resistance for a particular application can vary depending on many factors, such as copper area and thickness. Refer to AN792, “A Method to Determine How Much Power a SOT-23 Can Dissipate in an Application”, (DS00792), for more information regarding this subject.

\[
T_{J(RISE)} = P_{TOTAL} \times R_{TJA}
\]

\[
T_{J(RISE)} = 161.8 \text{ milli-Watts} \times 256.0°C/\text{Watt}
\]

\[
T_{J(RISE)} = 41.42°C
\]
**Junction Temperature Estimate**

To estimate the internal junction temperature, the calculated temperature rise is added to the ambient or offset temperature. For this example, the worst-case junction temperature is estimated in the following table.

\[
T_J = T_{JRise} + T_{A(MAX)}
\]

\[
T_J = 81.42°C
\]

**Maximum Package Power Dissipation at +25°C Ambient Temperature**

\[
P_{D(MAX)} = \frac{(85°C - 25°C)}{256°C/W} \times 256°C/W
\]

\[
P_{D(MAX)} = 234 \text{ milli-Watts}
\]

6.4 **Voltage Reference**

The MCP1801 can be used not only as a regulator, but also as a low quiescent current voltage reference. In many microcontroller applications, the initial accuracy of the reference can be calibrated using production test equipment or by using a ratio measurement. When the initial accuracy is calibrated, the thermal stability and line regulation tolerance are the only errors introduced by the MCP1801 LDO. The low cost, low quiescent current, and small ceramic output capacitor are all advantages when using the MCP1801 as a voltage reference.

![Ratio Metric Reference Diagram](image)

**FIGURE 6-2:** Using the MCP1801 as a Voltage Reference.

6.5 **Pulsed Load Applications**

For some applications, there are pulsed load current events that may exceed the specified 150 mA maximum specification of the MCP1801. The internal current limit of the MCP1801 will prevent high peak load demands from causing non-recoverable damage. The 150 mA rating is a maximum average continuous rating. As long as the average current does not exceed 150 mA nor the maximum power dissipation of the packaged device, pulsed higher load currents can be applied to the MCP1801. The typical current limit for the MCP1801 is 300 mA (T_A +25°C).
7.0 PACKAGING INFORMATION

7.1 Package Marking Information

5-Lead SOT-23

Legend:

XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week ‘01’)
NNN Alphanumeric traceability code
@3 Pb-free JEDEC designator for Matte Tin (Sn)

Extended Temp

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Voltage</th>
<th>Symbol</th>
<th>Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>9X8#</td>
<td>0.9</td>
<td>9XZ#</td>
<td>3.0</td>
</tr>
<tr>
<td>9XB#</td>
<td>1.2</td>
<td>9B2#</td>
<td>3.3</td>
</tr>
<tr>
<td>9XK#</td>
<td>1.8</td>
<td>9BM#</td>
<td>5.0</td>
</tr>
<tr>
<td>9XT#</td>
<td>2.5</td>
<td>9BZ#</td>
<td>6.0</td>
</tr>
</tbody>
</table>

* Custom output voltages available upon request. Contact your local Microchip sales office for more information.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.
5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com-packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>N</td>
</tr>
<tr>
<td>Lead Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Outside Lead Pitch</td>
<td>e1</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
</tr>
<tr>
<td>Footprint</td>
<td>L1</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>φ</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
</tr>
<tr>
<td>Lead Width</td>
<td>b</td>
</tr>
</tbody>
</table>

**Notes:**
1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
2. Dimensioning and tolerancing per ASME Y14.5M.
   - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-091B
5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>Dimension Limits</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Contact Pitch</td>
<td>E</td>
<td></td>
<td>0.95 BSC</td>
<td></td>
</tr>
<tr>
<td>Contact Pad Spacing</td>
<td>C</td>
<td></td>
<td>2.80</td>
<td></td>
</tr>
<tr>
<td>Contact Pad Width (X5)</td>
<td>X</td>
<td></td>
<td>0.60</td>
<td></td>
</tr>
<tr>
<td>Contact Pad Length (X5)</td>
<td>Y</td>
<td></td>
<td>1.10</td>
<td></td>
</tr>
<tr>
<td>Distance Between Pads</td>
<td>G</td>
<td></td>
<td>1.70</td>
<td></td>
</tr>
<tr>
<td>Distance Between Pads</td>
<td>GX</td>
<td></td>
<td>0.35</td>
<td></td>
</tr>
<tr>
<td>Overall Width</td>
<td>Z</td>
<td></td>
<td>3.90</td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091A
APPENDIX A: REVISION HISTORY

Revision D (October 2010)
The following is the list of modifications:
1. Removed Note 1 from the Dropout Voltage parameter in the Electrical Characteristics table.
1. Added Land Pattern package outline drawing C04-2091A.

Revision C (January 2009)
The following is the list of modifications:
1. Added Shutdown Input information to the Electrical Characteristics table.

Revision B (February 2008)
The following is the list of modifications:
1. Updated the Electrical Characteristics table.
2. Added Figure 2-30.

Revision A (June 2007)
• Original Release of this Document.
PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>Device Tape and Reel Output Voltage Feature Tolerance Temp. Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>X-XXX/XX</td>
<td>X X X X X</td>
</tr>
</tbody>
</table>

Device: MCP1801: 150 mA, Low Quiescent Current LDO

Tape and Reel: T = Tape and Reel

Output Voltage *:
- 09 = 0.9V "Standard"
- 12 = 1.2V "Standard"
- 18 = 1.8V "Standard"
- 25 = 2.5V "Standard"
- 30 = 3.0V "Standard"
- 33 = 3.3V "Standard"
- 50 = 5.0V "Standard"
- 60 = 6.0V "Standard"

"Contact factory for other output voltage options.

Extra Feature Code: 0 = Fixed

Tolerance: 2 = 2.0% (Standard)

Temperature: I = -40°C to +85°C

Package Type: OT = Plastic Small Outline Transistor (SOT-23) 5-lead

Examples:

a) MCP1801T-0902I/OT: Tape and Reel, 0.9V
b) MCP1801T-1202I/OT: Tape and Reel, 1.2V
c) MCP1801T-1802I/OT: Tape and Reel, 1.8V
d) MCP1801T-2502I/OT: Tape and Reel, 2.5V
e) MCP1801T-3002I/OT: Tape and Reel, 3.0V
f) MCP1801T-3302I/OT: Tape and Reel, 3.3V
g) MCP1801T-5002I/OT: Tape and Reel, 5.0V
h) MCP1801T-6002I/OT: Tape and Reel, 6.0V
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
### AMERICAS
Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://support.microchip.com
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland
Independence, OH
Tel: 216-447-0064
Fax: 216-447-0063

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

Kokomo
Kokomo, IN
Tel: 765-864-8360
Fax: 765-864-8387

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

Toronto
Mississauga, Ontario, Canada
Tel: 905-673-0699
Fax: 905-673-6509

### ASIA/PACIFIC
Asia Pacific Office
Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8528-2100
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9600

China - Hong Kong SAR
Tel: 852-2401-1200
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-602-8502-7355
Fax: 86-602-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-7-5980-5080
Fax: 86-7-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

Japan - Yokohama
Tel: 81-45-471-6166
Fax: 81-45-471-6122

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-6578-370
Fax: 886-3-6578-370

Taiwan - Kaohsiung
Tel: 886-7-213-7830
Fax: 886-7-330-9305

Taiwan - Taipei
Tel: 886-2-2508-0102
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

### EUROPE
Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820