MCP3301

13-Bit Differential Input, Low Power A/D Converter with SPI Serial Interface

Features

- Full Differential Inputs
- ±1 LSB max DNL
- ±1 LSB max INL (MCP3301-B)
- ±2 LSB max INL (MCP3301-C)
- Single supply operation: 4.5V to 5.5V
- 100 ksp/s sampling rate with 5V supply voltage
- 50 nA typical standby current, 1 µA max
- 450 µA max active current at 5V
- Industrial temp range: -40°C to +85°C
- 8-pin MSOP, PDIP, and SOIC packages
- Mixed Signal PICtail™ Demo Board (P/N: MXSIGDM) compatible

Applications

- Remote Sensors
- Battery-operated Systems
- Transducer Interface

Functional Block Diagram

General Description

The MCP3301 13-bit analog-to-digital (A/D) converter features full differential inputs and low power consumption in a small package that is ideal for battery-powered systems and remote data acquisition applications.

Incorporating a successive approximation architecture with on-board sample and hold circuitry, the 13-bit A/D converter is specified to have ±1 LSB Differential Non-linearity (DNL) and ±1 LSB Integral Non-linearity (INL) for B-grade devices and ±2 LSB for C-grade devices. The industry-standard SPI serial interface enables 13-bit A/D converter capability to be added to any PIC® microcontroller.

The MCP3301 features a low current design that permits operation with typical standby and active currents of only 50 nA and 300 µA, respectively. The device is capable of conversion rates of up to 100 ksp/s with tested specifications over a 4.5V to 5.5V supply range. The reference voltage can be varied from 400 mV to 5V, yielding input-referred resolution between 98 µV and 1.22 mV.

The MCP3301 is available in 8-pin PDIP, 150 mil SOIC, and MSOP packages. The full differential inputs of this device enable a wide variety of signals to be used in applications such as remote data acquisition, portable instrumentation, and battery-operated applications.

Package Types

<table>
<thead>
<tr>
<th>MSOP, PDIP, SOIC</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_REF 1</td>
</tr>
<tr>
<td>IN(+) 2</td>
</tr>
<tr>
<td>IN(-) 3</td>
</tr>
<tr>
<td>V_SS 4</td>
</tr>
</tbody>
</table>
1.0 ELECTRICAL CHARACTERISTICS

Maximum Ratings*

V_{DD} ................................................................. 7.0V
All inputs and outputs w.r.t. V_{SS} .................. -0.3V to V_{DD} +0.3V
Storage temperature ....................................... -65°C to +150°C
Ambient temperature with power applied ...... -65°C to +125°C
Maximum Junction Temperature .......................... 150°C
ESD protection on all pins (HBM) ..................... > 4 kV

*Notice: Stresses above those listed under “Maximum ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

Electrical Characteristics: Unless otherwise noted, all parameters apply at V_{DD} = 5V, V_{SS} = 0V, and V_{REF} = 5V. Full differential input configuration (Figure 1-5) with fixed common mode voltage of 2.5V. All parameters apply over temperature with T_{AMB} = -40°C to +85°C (Note 7). Conversion speed (F_{SAMPLE}) is 100 ksps with F_{CLK} = 17^*F_{SAMPLE}.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conversion Rate</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Sampling Frequency</td>
<td>F_{SAMPLE}</td>
<td>—</td>
<td>—</td>
<td>100</td>
<td>ksps</td>
<td>See F_{CLK} specifications (Note 8)</td>
</tr>
<tr>
<td>Conversion Time</td>
<td>I_{CONV}</td>
<td>13</td>
<td></td>
<td></td>
<td></td>
<td>CLK periods</td>
</tr>
<tr>
<td>Acquisition Time</td>
<td>I_{ACQ}</td>
<td>1.5</td>
<td></td>
<td></td>
<td></td>
<td>CLK periods</td>
</tr>
</tbody>
</table>

DC Accuracy

<table>
<thead>
<tr>
<th>Resolution</th>
<th>12 data bits + sign</th>
<th>bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integral Nonlinearity</td>
<td>INL</td>
<td>±0.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Differential Nonlinearity</td>
<td>DNLL</td>
<td>±0.5</td>
</tr>
<tr>
<td>Positive Gain Error</td>
<td>-3</td>
<td>-0.75</td>
</tr>
<tr>
<td>Negative Gain Error</td>
<td>-3</td>
<td>-0.5</td>
</tr>
<tr>
<td>Offset Error</td>
<td>-3</td>
<td>+3</td>
</tr>
</tbody>
</table>

Dynamic Performance

| Total Harmonic Distortion        | THD                 | —    | -91 | —   | dB   | Note 3                         |
| Signal to Noise and Distortion   | SINAD               | 78   | 78  | —   | dB   | Note 3                         |
| Spurious Free Dynamic Range     | SFDR                | 92   | 92  | —   | dB   | Note 3                         |
| Common-Mode Rejection           | CMRR                | 79   | 79  | —   | dB   | Note 6                         |
| Power Supply Rejection          | PSR                 | 74   | —   | —   | dB   | Note 4                         |

Note 1: This specification is established by characterization and not 100% tested.
Note 2: See characterization graphs that relate converter performance to V_{REF} level.
Note 3: V_{IN} = 0.1V to 4.9V @ 1 kHz.
Note 4: V_{DD} = 5V DC ±500 mV_{P-P} @ 1 kHz, see test circuit Figure 1-4.
Note 5: Maximum clock frequency specification must be met.
Note 6: V_{REF} = 400 mV, V_{IN} = 0.1V to 4.9V @ 1 kHz.
Note 7: MSOP devices are only specified at 25°C and +85°C.
Note 8: For slow sample rates, see Section 5.2.1 “Maintaining Minimum Clock Speed” for limitations on clock frequency.
Note 9: 4.5V - 5.5V is the supply voltage range for specified performance.
## ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Characteristics:** Unless otherwise noted, all parameters apply at $V_{DD} = 5\,V$, $V_{SS} = 0\,V$, and $V_{REF} = 5\,V$. Full differential input configuration (Figure 1-5) with fixed common mode voltage of 2.5V. All parameters apply over temperature with $T_{AMB} = -40°C$ to +85°C (Note 7). Conversion speed ($F_{SAMPLE}$) is 100 kbps with $F_{CLK} = 17^*F_{SAMPLE}$

### Reference Input

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage Range</td>
<td>$V_{REF}$</td>
<td>$0.4$</td>
<td>$-V_{DD}$</td>
<td>$V_{DD}$</td>
<td>$V$</td>
</tr>
<tr>
<td>Current Drain</td>
<td>$I_{CS}$</td>
<td>$-100,\mu A$</td>
<td>$0.001,\mu A$</td>
<td>$150,\mu A$</td>
<td>$3,\mu A$</td>
</tr>
</tbody>
</table>

### Analog Inputs

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Full-Scale Input Span</td>
<td>$IN(+)-IN(-)$</td>
<td>$-V_{REF}$</td>
<td>$V_{REF}$</td>
<td>$V$</td>
<td></td>
</tr>
<tr>
<td>Absolute Input Voltage</td>
<td>$IN(+)$</td>
<td>$-0.3$</td>
<td>$-V_{DD} + 0.3,V$</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$IN(-)$</td>
<td>$-0.3$</td>
<td>$-V_{DD} + 0.3,V$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Leakage Current</td>
<td>$I_{LS}$</td>
<td>$0.001,\mu A$</td>
<td>$\pm 1,\mu A$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Switch Resistance</td>
<td>$R_{S}$</td>
<td>$1,k\Omega$</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sample Capacitor</td>
<td>$C_{SAMPLE}$</td>
<td>$25,pF$</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Digital Input/Output

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Coding Format</td>
<td></td>
<td>Binary Two's Complement</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>High Level Input Voltage</td>
<td>$V_{IH}$</td>
<td>$0.7,V_{DD}$</td>
<td>$-V_{DD}$</td>
<td>$V$</td>
<td></td>
</tr>
<tr>
<td>Low Level Input Voltage</td>
<td>$V_{IL}$</td>
<td>$-0.3,V_{DD}$</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>High Level Output Voltage</td>
<td>$V_{OH}$</td>
<td>$4.1,V_{DD}$</td>
<td>$-V_{DD}$</td>
<td>$V$</td>
<td></td>
</tr>
<tr>
<td>Low Level Output Voltage</td>
<td>$V_{OL}$</td>
<td>$-0.4,V_{DD}$</td>
<td>$V$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Leakage Current</td>
<td>$I_{IL}$</td>
<td>$-10,\mu A$</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Leakage Current</td>
<td>$I_{IL}$</td>
<td>$-10,\mu A$</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pin Capacitance</td>
<td>$C_{IN, COUT}$</td>
<td>$10,pF$</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Timing Specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock Frequency (Note 8)</td>
<td>$F_{CLK}$</td>
<td>$0.085$</td>
<td>$-1.7$</td>
<td>$MHz$</td>
<td>$V_{DD} = 5,V$, $F_{SAMPLE} = 100,kbps$</td>
</tr>
<tr>
<td>Clock High Time</td>
<td>$t_{IH}$</td>
<td>$275,ns$</td>
<td>$V_{DD}$</td>
<td>$V_{REF}$</td>
<td>$V$</td>
</tr>
<tr>
<td>Clock Low Time</td>
<td>$t_{IL}$</td>
<td>$275,ns$</td>
<td>$V_{DD}$</td>
<td>$V_{REF}$</td>
<td>$V$</td>
</tr>
<tr>
<td>CS Fall To First Rising CLK Edge</td>
<td>$t_{SUICS}$</td>
<td>$100,ns$</td>
<td>$V_{DD}$</td>
<td>$V_{REF}$</td>
<td>$V$</td>
</tr>
<tr>
<td>CLK Fall To Output Data Valid</td>
<td>$t_{DO}$</td>
<td>$125,ns$</td>
<td>$V_{DD}$</td>
<td>$V_{REF}$</td>
<td>$V$</td>
</tr>
<tr>
<td>CLK Fall To Output Enable</td>
<td>$t_{EN}$</td>
<td>$125,ns$</td>
<td>$V_{DD}$</td>
<td>$V_{REF}$</td>
<td>$V$</td>
</tr>
<tr>
<td>CS Rise To Output Disable</td>
<td>$t_{DIS}$</td>
<td>$100,ns$</td>
<td>$V_{DD}$</td>
<td>$V_{REF}$</td>
<td>$V$</td>
</tr>
<tr>
<td>CS Disable Time</td>
<td>$t_{CSH}$</td>
<td>$580,ns$</td>
<td>$V_{DD}$</td>
<td>$V_{REF}$</td>
<td>$V$</td>
</tr>
<tr>
<td>DO Rise Time</td>
<td>$t_{R}$</td>
<td>$100,ns$</td>
<td>$V_{DD}$</td>
<td>$V_{REF}$</td>
<td>$V$</td>
</tr>
<tr>
<td>DO Fall Time</td>
<td>$t_{F}$</td>
<td>$100,ns$</td>
<td>$V_{DD}$</td>
<td>$V_{REF}$</td>
<td>$V$</td>
</tr>
</tbody>
</table>

### Notes

1: This specification is established by characterization and not 100% tested.
2: See characterization graphs that relate converter performance to $V_{REF}$ level.
3: $V_{IN} = 0.1V$ to 4.9V @ 1 kHz.
4: $V_{DD} = 5\,V\ +500\,mV_{P-P}$ @ 1 kHz, see test circuit Figure 1-4.
5: Maximum clock frequency specification must be met.
6: $V_{REF} = 400\,mV$, $V_{IN} = 0.1V$ to 4.9V @ 1 kHz
7: MSOP devices are only specified at 25°C and +85°C.
8: For slow sample rates, see Section 5.2.1 “Maintaining Minimum Clock Speed” for limitations on clock frequency.
9: 4.5V - 5.5V is the supply voltage range for specified performance.
### ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Characteristics:** Unless otherwise noted, all parameters apply at $V_{DD} = 5V$, $V_{SS} = 0V$, and $V_{REF} = 5V$. Full differential input configuration (Figure 1-5) with fixed common mode voltage of 2.5V. All parameters apply over temperature with $T_{AMB} = -40^{\circ}C$ to $+85^{\circ}C$ (Note 7). Conversion speed ($F_{SAMPLE}$) is 100 kspS with $F_{CLK} = 17*F_{SAMPLE}$

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Voltage</td>
<td>$V_{DD}$</td>
<td>4.5</td>
<td>—</td>
<td>5.5</td>
<td>V</td>
<td>Note 9</td>
</tr>
<tr>
<td>Operating Current</td>
<td>$I_{DD}$</td>
<td>—</td>
<td>300</td>
<td>450</td>
<td>$\mu$A</td>
<td>$V_{DD} \cdot V_{REF} = 5V, DOUT unloaded$</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>200</td>
<td>—</td>
<td>$\mu$A</td>
<td>$V_{DD}, V_{REF} = 2.7V, DOUT unloaded$</td>
</tr>
<tr>
<td>Standby Current</td>
<td>$I_{DDS}$</td>
<td>—</td>
<td>0.05</td>
<td>1</td>
<td>$\mu$A</td>
<td>$CS = V_{DD} = 5.0V$</td>
</tr>
</tbody>
</table>

### Temperature Ranges

| Specified Temperature Range | $T_{A}$ | — | — | 40 | +85 | °C |
| Operating Temperature Range | $T_{A}$ | — | — | 40 | +85 | °C |
| Storage Temperature Range  | $T_{A}$ | — | — | -65 | +150 | °C |

### Thermal Package Resistance

| Thermal Resistance, 8L-MSOP | $\theta_{JA}$ | — | 206 | — | — | °C/W |
| Thermal Resistance, 8L-PDIP | $\theta_{JA}$ | — | 85 | — | — | °C/W |
| Thermal Resistance, 8L-SOIC | $\theta_{JA}$ | — | 163 | — | — | °C/W |

**Note 1:** This specification is established by characterization and not 100% tested.

2: See characterization graphs that relate converter performance to $V_{REF}$ level.

3: $V_{IN} = 0.1V$ to 4.9V @ 1 kHz.

4: $V_{DD} = 5V$ DC ±500 mVp-p @ 1 kHz, see test circuit Figure 1-4.

5: Maximum clock frequency specification must be met.

6: $V_{REF} = 400 mV, V_{IN} = 0.1V$ to 4.9V @ 1 kHz

7: MSOP devices are only specified at 25°C and +85°C.

8: For slow sample rates, see Section 5.2.1 “Maintaining Minimum Clock Speed” for limitations on clock frequency.

9: 4.5V - 5.5V is the supply voltage range for specified performance

---

**FIGURE 1-1:** Timing Parameters.
1.1 Test Circuits

**FIGURE 1-2:** Load Circuit for $t_R$, $t_F$, $t_{DO}$.

**FIGURE 1-3:** Load Circuit for $T_{DIS}$ and $T_{EN}$.

**FIGURE 1-4:** Power Supply Sensitivity Test Circuit (PSRR).

**FIGURE 1-5:** Full Differential Test Configuration Example.

**FIGURE 1-6:** Pseudo Differential Test Configuration Example.

*Waveform 1 is for an output with internal conditions such that the output is high, unless disabled by the output control.

†Waveform 2 is for an output with internal conditions such that the output is low, unless disabled by the output control.
2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, \(V_{DD} = V_{REF} = 5\) V, Full differential input configuration, \(V_{SS} = 0\) V, \(F_{SAMPLE} = 100\) ksps, \(F_{CLK} = 17 \times F_{SAMPLE}\), \(T_A = 25\) °C.

**FIGURE 2-1:** Integral Nonlinearity (INL) vs. Sample Rate.

**FIGURE 2-2:** Integral Nonlinearity (INL) vs. \(V_{REF}\).

**FIGURE 2-3:** Integral Nonlinearity (INL) vs. Code (Representative Part).

**FIGURE 2-4:** Integral Nonlinearity (INL) vs. Temperature.

**FIGURE 2-5:** Differential Nonlinearity (DNL) vs. Sample Rate.

**FIGURE 2-6:** Differential Nonlinearity (DNL) vs. \(V_{REF}\).
**Note:** Unless otherwise indicated, \( V_{DD} = V_{REF} = 5\)V, Full differential input configuration, \( V_{SS} = 0\)V, \( F_{SAMPLE} = 100\) ksp, \( F_{CLK} = 17\times F_{SAMPLE}, T_{A} = 25^\circ\)C.

**FIGURE 2-7:** Differential Nonlinearity (DNL) vs. Code (Representative Part).

**FIGURE 2-8:** Differential Nonlinearity (DNL) vs. Temperature.

**FIGURE 2-9:** Positive Gain Error vs. \( V_{REF}\).

**FIGURE 2-10:** Offset Error vs. \( V_{REF}\).

**FIGURE 2-11:** Positive Gain Error vs. Temperature.

**FIGURE 2-12:** Signal to Noise Ratio (SNR) vs. Input Frequency.
**Note:** Unless otherwise indicated, $V_{DD} = V_{REF} = 5V$, Full differential input configuration, $V_{SS} = 0V$, $F_{SAMPLE} = 100$ ksp, $F_{CLK} = 17*F_{SAMPLE}$, $T_A = 25^\circ$C.

**FIGURE 2-13:** Total Harmonic Distortion (THD) vs. Input Frequency.

**FIGURE 2-14:** Offset Error vs. Temperature.

**FIGURE 2-15:** Signal to Noise and Distortion (SINAD) vs. Input Frequency.

**FIGURE 2-16:** Signal to Noise and Distortion (SINAD) vs. Input Signal Level.

**FIGURE 2-17:** Effective Number of Bits (ENOB) vs. $V_{REF}$.

**FIGURE 2-18:** Spurious Free Dynamic Range (SFDR) vs. Input Frequency.
Note: Unless otherwise indicated, \( V_{DD} = V_{REF} = 5V \), Full differential input configuration, \( V_{SS} = 0V \), \( F_{SAMPLE} = 100 \text{ ksp}, \), \( F_{CLK} = 17 \times F_{SAMPLE} \), \( T_A = 25°C \).

**FIGURE 2-19:** Frequency Spectrum of 10 kHz Input (Representative Part).

**FIGURE 2-20:** Effective Number of Bits (ENOB) vs. Input Frequency.

**FIGURE 2-21:** Power Supply Rejection (PSR) vs. Ripple Frequency. A 0.1 \( \mu F \) bypass capacitor is connected to the \( V_{DD} \) pin.

**FIGURE 2-22:** \( I_{DD} \) vs. \( V_{DD} \).

**FIGURE 2-23:** \( I_{DD} \) vs. Sample Rate.

**FIGURE 2-24:** \( I_{DD} \) vs. Temperature.
Note: Unless otherwise indicated, $V_{DD} = V_{REF} = 5V$, Full differential input configuration, $V_{SS} = 0V$, $F_{SAMPLE} = 100$ ksp, $F_{CLK} = 17*F_{SAMPLE}$, $T_A = 25^\circ C$.

**FIGURE 2-25:** $I_{REF}$ vs. $V_{DD}$.

**FIGURE 2-26:** $I_{REF}$ vs. Sample Rate.

**FIGURE 2-27:** $I_{REF}$ vs. Temperature.

**FIGURE 2-28:** $I_{DDS}$ vs. $V_{DD}$.

**FIGURE 2-29:** $I_{DDS}$ vs. Temperature.

**FIGURE 2-30:** Negative Gain Error vs. Reference Voltage.
**Note:** Unless otherwise indicated, $V_{DD} = V_{REF} = 5V$, Full differential input configuration, $V_{SS} = 0V$, $F_{SAMPLE} = 100$ ksps, $F_{CLK} = 17*F_{SAMPLE}$, $T_A = 25^\circ C$.

**FIGURE 2-31:** Negative Gain Error vs. Temperature.

**FIGURE 2-32:** Common Mode Rejection vs. Frequency.
3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

<table>
<thead>
<tr>
<th>MSOP, PDIP, SOIC</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VREF</td>
<td>Reference Voltage Input</td>
</tr>
<tr>
<td>2</td>
<td>IN(+)</td>
<td>Positive Analog Input</td>
</tr>
<tr>
<td>3</td>
<td>IN(-)</td>
<td>Negative Analog Input</td>
</tr>
<tr>
<td>4</td>
<td>VSS</td>
<td>Ground</td>
</tr>
<tr>
<td>5</td>
<td>CS/SHDN</td>
<td>Chip Select / Shutdown Input</td>
</tr>
<tr>
<td>6</td>
<td>DOUT</td>
<td>Serial Data Out</td>
</tr>
<tr>
<td>7</td>
<td>CLK</td>
<td>Serial Clock</td>
</tr>
<tr>
<td>8</td>
<td>VDD</td>
<td>+4.5V to 5.5V Power Supply</td>
</tr>
</tbody>
</table>

3.1 Voltage Reference (VREF)

This input pin provides the reference voltage for the device, which determines the maximum range of the analog input signal and the LSB size.

The LSB size is determined by the equation shown below. As the reference input is reduced, the LSB size is reduced accordingly.

EQUATION

\[
\text{LSB Size} = \frac{2 \times V_{\text{REF}}}{8192}
\]

When using an external voltage reference device, the system designer should always refer to the manufacturer’s recommendations for circuit layout. Any instability in the operation of the reference device will have a direct effect on the accuracy of the ADC conversion results.

3.2 Positive Analog Input (IN+)

This pin has an absolute voltage range of VSS-0.3V to VDD+0.3V. The full scale input range is defined as the absolute value of (IN+) - (IN-).

3.3 Negative Analog Input (IN-)

This pin has an absolute voltage range of VSS-0.3V to VDD+0.3V. The full scale input range is defined as the absolute value of (IN+) - (IN-).

3.4 Ground Connection (VSS)

If an analog ground plane is available, it is recommended that this device be tied to the analog ground plane in the circuit. See Section 5.6 “Layout Considerations”, for more information regarding circuit layout.

3.5 Chip Select/Shutdown (CS/SHDN)

The CS/SHDN pin is used to initiate communication with the device when pulled low. This pin will end a conversion and put the device in low power standby when pulled high. The CS/SHDN pin must be pulled high between conversions and cannot be tied low for multiple conversions. See Figure 6-2 for serial communication protocol.

3.6 Serial Data Output (DOUT)

The SPI serial data output pin is used to shift out the results of the A/D conversion. Data will always change on the falling edge of each clock as the conversion takes place. See Figure 6-2 for serial communication protocol.

3.7 Serial Clock (CLK)

The SPI clock pin is used to initiate a conversion, as well as to clock out each bit of the conversion as it takes place. See Section 5.2 “Driving the Analog Input” for constraints on clock speed, and Figure 6-2 for serial communication protocol.

3.8 Power Supply (VDD)

The device can operate from 2.7V to 5.5V, but the performance is applicable from a 4.5V to 5.5V supply range. To ensure accuracy, a 0.1 μF ceramic bypass capacitor should be placed as close as possible to the pin. See Section 5.6 “Layout Considerations” for more information regarding circuit layout.
4.0  DEFINITION OF TERMS

Bipolar Operation - This applies to either a differential or single-ended input configuration, where both positive and negative codes are output from the A/D converter. Full bipolar range includes all 8192 codes. For bipolar operation on a single-ended input signal, the A/D converter must be configured to operate in pseudo differential mode.

Unipolar Operation - This applies to either a single-ended or differential input signal where only one side of the device transfer is being used. This could be either the positive or negative side, depending on which input (IN+ or IN-) is being used for the DC bias. Full unipolar operation is equivalent to a 12-bit converter.

Full Differential Operation - Applying a full differential signal to both the IN(+) and IN(-) inputs is referred to as full differential operation. This configuration is described in Figure 1-5.

Pseudo-Differential Operation - Applying a single-ended signal to only one of the input channels with a bipolar output is referred to as pseudo differential operation. To obtain a bipolar output from a single-ended input signal the inverting input of the A/D converter must be biased above VSS. This operation is described in Figure 1-5.

Integral Nonlinearity - The maximum deviation from a straight line passing through the endpoints of the bipolar transfer function is defined as the maximum integral nonlinearity error. The endpoints of the transfer function are a point 1/2 LSb above the first code transition (0x1000) and 1/2 LSB below the last code transition (0x0FFF).

Differential Nonlinearity - The difference between two measured adjacent code transitions and the 1 LSB ideal is defined as differential nonlinearity.

Positive Gain Error - This is the deviation between the last positive code transition (0x1000) and the ideal voltage level of VREF-1/2 LSB, after the bipolar offset error has been adjusted out.

Negative Gain Error - This is the deviation between the last negative code transition (0x0100) and the ideal voltage level of -VREF-1/2 LSB, after the bipolar offset error has been adjusted out.

Offset Error - This is the deviation between the first positive code transition (0x0001) and the ideal 1/2 LSB voltage level.

Acquisition Time - The acquisition time is defined as the time during which the internal sample capacitor is charging. This occurs for 1.5 clock cycles of the external CLK as defined in Figure 6-2.

Conversion Time - The conversion time occurs immediately after the acquisition time. During this time, successive approximation of the input signal occurs as the 13-bit result is being calculated by the internal circuitry. This occurs for 13 clock cycles of the external CLK as defined in Figure 6-2.

Signal to Noise Ratio - Signal to Noise Ratio (SNR) is defined as the ratio of the signal to noise measured at the output of the converter. The signal is defined as the rms amplitude of the fundamental frequency of the input signal. The noise value is dependant on the device noise as well as the quantization error of the converter and is directly affected by the number of bits in the converter. The theoretical signal to noise ratio limit based on quantization error only for an N-bit converter is defined as:

\[
SNR = (6.02N + 1.76) dB
\]

For a 13-bit converter, the theoretical SNR limit is 80.02 dB.

Total Harmonic Distortion - Total Harmonic Distortion (THD) is the ratio of the rms sum of the harmonics to the fundamental, measured at the output of the converter. For the MCP3301, it is defined using the first 9 harmonics, as shown in the following equation:

\[
THD(-dB) = -20 \log \frac{\sqrt{V_1^2 + V_2^2 + V_3^2 + \ldots + V_8^2 + V_9^2}}{V_1^2}
\]

Here V1 is the rms amplitude of the fundamental and V2 through V9 are the rms amplitudes of the second through ninth harmonics.

Signal-to-Noise plus Distortion (SINAD) - Numerically defined, SINAD is the calculated combination of SNR and THD. This number represents the dynamic performance of the converter, including any harmonic distortion.

\[
SINAD(dB) = 20 \log_2 \left( \frac{\text{SNR}_{-10}}{10} + \frac{\text{THD}_{+10}}{10} \right)
\]

Effective Number of Bits - Effective Number of Bits (ENOB) states the relative performance of the ADC in terms of its resolution. This term is directly related to SINAD by the following equation:

\[
ENOB(N) = \frac{\text{SINAD} - 1.76}{6.02}
\]

For SINAD performance of 78 dB, the effective number of bits is 12.66.

Spurious Free Dynamic Range - Spurious Free Dynamic Range (SFDR) is the ratio of the rms value of the fundamental to the next largest component in the output spectrum of the ADC. This is, typically, the first harmonic, but could also be a noise peak.
5.0 APPLICATIONS INFORMATION

5.1 Conversion Description
The MCP3301 A/D converter employs a conventional SAR architecture. With this architecture, the potential between the IN+ and IN- inputs are simultaneously sampled and stored with the internal sample circuits for 1.5 clock cycles (tACQ). Following this sample time, the input hold switches of the converter open and the device uses the collected charge to produce a serial 13-bit binary two’s complement output code. This conversion process is driven by the external clock and must include 13 clock cycles, one for each bit. During this process, the most significant bit (MSB) is output first. This bit is the sign bit and indicates whether the IN+ input or the IN- input is at a higher potential.

5.2 Driving the Analog Input
The analog input of the MCP3301 is easily driven either differentially or single ended. Any signal that is common to the two input channels will be rejected by the common mode rejection of the device. During the charging time of the sample capacitor, a small charging current will be required. For low source impedances, this input can be driven directly. For larger source impedances, a larger acquisition time will be required, due to the RC time constant that includes the source impedance. For the A/D Converter to meet specification, the charge holding capacitor (CSAMPLE) must be given enough time to acquire a 13-bit accurate voltage level during the 1.5 clock cycle acquisition period.

An analog input model is shown in Figure 5-3. This model is accurate for an analog input, regardless of whether it is configured as a single-ended input or the IN+ and IN- input in differential mode. In this diagram, it is shown that the source impedance (RS) adds to the internal sampling switch (RSS) impedance, directly affecting the time that is required to charge the capacitor (CSAMPLE). Consequently, a larger source impedance with no additional acquisition time increases the offset, gain, and integral linearity errors of the conversion. To overcome this, a slower clock speed can be used to allow for the longer charging time. Figure 5-2 shows the maximum clock speed associated with source impedances.

![Simplified Block Diagram](image-url)

**FIGURE 5-1:** Simplified Block Diagram.

![Maximum Clock Frequency vs. Source Resistance](image-url)

**FIGURE 5-2:** Maximum Clock Frequency vs. Source Resistance (RS) to maintain ±1 LSB INL.
5.2.1 MAINTAINING MINIMUM CLOCK SPEED

When the MCP3301 initiates, charge is stored on the sample capacitor. When the sample period is complete, the device converts one bit for each clock that is received. It is important for the user to note that a slow clock rate will allow charge to bleed off the sample capacitor while the conversion is taking place. For MCP3301 devices, the recommended minimum clock speed during the conversion cycle ($t_{CONV}$) is 85 kHz. Failure to meet this criteria may introduce linearity errors into the conversion outside the rated specifications. It should be noted that, during the entire conversion cycle, the A/D converter does not have requirements for clock speed or duty cycle, as long as all timing specifications are met.

5.3 Biasing Solutions

For pseudo-differential bipolar operation, the biasing circuit shown in Figure 5-4 shows a single-ended input AC coupled to the converter. This configuration will give a digital output range of -4096 to +4095. With the 2.5V reference, the LSB size is equal to 610 µV.

Although the ADC is not production tested with a 2.5V reference as shown, linearity will not change more than 0.1 LSB. See Figure 2-2 and Figure 2-6 for INL and DNL errors versus $V_{REF}$ at $V_{DD} = 5V$. A trade-off exists between the high-pass corner and the acquisition time. The value of $C$ will need to be quite large in order to bring down the high-pass corner. The value of $R$ needs to be 1 kΩ or less, since higher input impedances require additional acquisition time.

Using the values in Figure 5-4, we have a 100 Hz corner frequency. See Figure 5-2 for the relationship between input impedance and acquisition time.

**FIGURE 5-3**: Analog Input Model.

**FIGURE 5-4**: Pseudo-differential biasing circuit for bipolar operation.

Legend
- $VA$ = signal source
- $RS$ = source impedance
- $CHx$ = input channel pad
- $C_{PIN}$ = input pin capacitance
- $V_T$ = threshold voltage
- $I_{LEAKAGE}$ = leakage current at the pin due to various junctions
- $SS$ = sampling switch
- $R_{SS}$ = sampling switch resistor
- $C_{SAMPLE}$ = sample/hold capacitance

Using the values in Figure 5-4, we have a 100 Hz corner frequency. See Figure 5-2 for the relationship between input impedance and acquisition time.
Using an external operational amplifier on the input allows for gain and buffers the input signal from the input to the ADC, allowing for a higher source impedance. This circuit is shown in Figure 5-5.

**FIGURE 5-5:** Adding an amplifier allows for gain and also buffers the input from any high impedance sources.

This circuit shows that some headroom will be lost due to the amplifier output not being able to swing all the way to the rail. An example would be for an output swing of 0V to 5V. This limitation can be overcome by supplying a $V_{REF}$ that is slightly less than the common mode voltage. Using a 2.048V reference for the A/D converter, while biasing the input signal at 2.5V solves the problem. This circuit is shown in Figure 5-6.

**FIGURE 5-6:** Circuit solution to overcome amplifier output swing limitation.

### 5.4 Common Mode Input Range

The **common mode input range** has no restriction and is equal to the absolute input voltage range: $V_{SS}$ - 0.3V to $V_{DD}$ + 0.3V. However, for a given $V_{REF}$, the common mode voltage has a limited swing if the entire range of the A/D converter is to be used. Figure 5-7 and Figure 5-8 show the relationship between $V_{REF}$ and the common mode voltage. A smaller $V_{REF}$ allows for wider flexibility in a common mode voltage. $V_{REF}$ levels, down to 400 mV, exhibit less than 0.1 LSB change in INL and DNL.

For characterization graphs that show this performance relationship, see Figure 2-2 and Figure 2-6.

**FIGURE 5-7:** Common Mode Range of Full Differential input signal versus $V_{REF}$.

**FIGURE 5-8:** Common Mode Range versus $V_{REF}$ for Pseudo Differential Input.
5.5 Buffering/Filtering the Analog Inputs

Inaccurate conversion results may occur if the signal source for the A/D converter is not a low impedance source. Buffering the input will solve the impedance issue. It is also recommended that an analog filter be used to eliminate any signals that may be aliased back into the conversion results. Using an op amp to drive the analog input of the MCP3301 is illustrated in Figure 5-9. This amplifier provides a low impedance source for the converter input and low pass filter, which eliminates unwanted high frequency noise. Values shown are for a 10 Hz Butterworth Low pass filter.

Low pass (anti-aliasing) filters can be designed using Microchip’s interactive FilterLab® software. FilterLab will calculate capacitor and resistor values as well as determine the number of poles that are required for the application. For more information on filtering signals, see AN-699 “Anti-Aliasing Analog Filters for Data Acquisition Systems”.

![Figure 5-9: The MCP601 Operational Amplifier is used to implement a 2nd order anti-aliasing filter for the signal being converted by the MCP3301.](image1)

5.6 Layout Considerations

When laying out a printed circuit board for use with analog components, care should be taken to reduce noise wherever possible. A bypass capacitor from VDD to ground should always be used with this device and should be placed as close as possible to the device pin. A bypass capacitor value of 0.1 µF is recommended.

Digital and analog traces should be separated as much as possible on the board with no traces running underneath the device or bypass capacitor. Extra precautions should be taken to keep traces with high frequency signals (such as clock lines) as far as possible from analog traces.

Use of an analog ground plane is recommended in order to keep the ground potential the same for all devices on the board. Providing VDD connections to devices in a “star” configuration can also reduce noise by eliminating current return paths and associated errors (Figure 5-10). For more information on layout tips when using the MCP3301 or other ADC devices, refer to AN-688 “Layout Tips for 12-Bit A/D Converter Applications”.

![Figure 5-10: VDD traces arranged in a ‘Star’ configuration in order to reduce errors caused by current return paths.](image2)
6.0 SERIAL COMMUNICATIONS

6.1 Output Code Format

The output code format is a binary two’s complement scheme with a leading sign bit that indicates the sign of the output. If the IN+ input is higher than the IN- input, the sign bit will be a zero. If the IN- input is higher, the sign bit will be a ‘1’.

The diagram shown in Figure 6-1 shows the output code transfer function. In this diagram, the horizontal axis is the analog input voltage and the vertical axis is the output code of the ADC. It shows that when IN+ is equal to IN-, both the sign bit and the data word are zero. As IN+ gets larger, with respect to IN-, the sign bit is a zero and the data word gets larger. The full scale output code is reached at +4095 when the input [(IN+) - (IN-)] reaches VREF - 1 LSB. When IN- is larger than IN+, the two’s complement output codes will be seen with the sign bit being a one. Some examples of analog input levels and corresponding output codes are shown in Table 6-1.

<table>
<thead>
<tr>
<th>Analog Input Levels</th>
<th>Sign Bit</th>
<th>Binary Data</th>
<th>Decimal DATA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Full Scale Positive</td>
<td>(IN+) = (IN-) + VREF -1 LSB</td>
<td>0 1111 1111 1111</td>
<td>+4095</td>
</tr>
<tr>
<td></td>
<td>(IN+) = (IN-) + VREF -2 LSB</td>
<td>0 1111 1111 1110</td>
<td>+4094</td>
</tr>
<tr>
<td></td>
<td>IN+ = (IN-) + 2 LSB</td>
<td>0 0000 0000 0010</td>
<td>+2</td>
</tr>
<tr>
<td></td>
<td>IN+ = (IN-) + 1 LSB</td>
<td>0 0000 0000 0001</td>
<td>+1</td>
</tr>
<tr>
<td></td>
<td>IN+ = IN-</td>
<td>0 0000 0000 0000</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>IN+ = (IN-) - 1 LSB</td>
<td>1 1111 1111 1111</td>
<td>-1</td>
</tr>
<tr>
<td></td>
<td>IN+ = (IN-) - 2 LSB</td>
<td>1 1111 1111 1110</td>
<td>-2</td>
</tr>
<tr>
<td></td>
<td>IN+ - IN- = VREF + 1 LSB</td>
<td>1 0000 0000 0001</td>
<td>-4095</td>
</tr>
<tr>
<td>Full Scale Negative</td>
<td>IN+ - IN- = -VREF</td>
<td>1 0000 0000 0000</td>
<td>-4096</td>
</tr>
</tbody>
</table>
FIGURE 6-1: Output Code Transfer Function.
6.2 Communicating with the MCP3301

Communication with the device is completed using a standard SPI compatible serial interface. Initiating communication with the MCP3301 begins with the CS going low. If the device was powered up with the CS pin low, it must be brought high and back low to initiate communication. The device will begin to sample the analog input on the first rising edge of CLK after CS goes low. The sample period will end in the falling edge of the second clock, at which time the device will output a low null bit. The next 13 clocks will output the result of the conversion with the sign bit first, followed by the 12 remaining data bits, as shown in Figure 6-2. Data is always output from the device on the falling edge of the clock. If all 13 data bits have been transmitted and the device continues to receive clocks while the CS is held low, the device will output the conversion result LSB first, as shown in Figure 6-3. If more clocks are provided to the device while CS is still low (after the LSB first data has been transmitted), the device will clock out zeros indefinitely.

![Figure 6-2: Communication with MCP3301 (MSB first Format).](image1)

![Figure 6-3: Communication with MCP3301 (LSB first Format).](image2)
6.3 Using the MCP3301 with Microcontroller (MCU) SPI Ports

With most microcontroller SPI ports, it is required to clock out eight bits at a time. Using a hardware SPI port with the MCP3301 is very easy because each conversion requires 16 clocks. For example, Figure 6-4 and Figure 6-5 show how the MCP3301 can be interfaced to a microcontroller with a standard SPI port. Since the MCP3301 always clocks data out on the falling edge of clock, the MCU SPI port must be configured to match this operation. SPI Mode 0.0 (clock idles low) and SPI Mode 1.1 (clock idles high) are both compatible with the MCP3301. Figure 6-4 depicts the operation shown in SPI Mode 0.0, which requires that the CLK from the microcontroller idles in the 'low' state. As shown in the diagram, the sign bit is clocked out of the ADC on the falling edge of the third clock pulse, followed by the remaining 12 data bits (MSB first). Once the first eight clocks have been sent to the device, the microcontroller’s receive buffer will contain two unknown bits (for the first two clocks, the output is high impedance), followed by the null bit, the sign bit and the highest order four bits of the conversion. After the second eight clocks have been sent to the device, the MCU receive register will contain the lowest order 8 data bits. Notice that, on the falling edge of clock 16, the ADC has begun to shift out LSB first data.

Figure 6-5 shows the same scenario in SPI Mode 1.1, which requires that the clock idles in the high state. As with mode 0.0, the ADC outputs data on the falling edge of the clock and the MCU latches data from the ADC on in the rising edge of the clock.

**FIGURE 6-4:** SPI Communication with the MCP3301 using 8-bit segments (Mode 0.0: SCLK idles low).

**FIGURE 6-5:** SPI Communication with the MCP3301 using 8-bit segments (Mode 1.1: SCLK idles high).
7.0 PACKAGING INFORMATION

7.1 Package Marking Information

8-Lead MSOP (3x3 mm) Example

Legend:

XX...X  Customer-specific information
Y  Year code (last digit of calendar year)
YY  Year code (last 2 digits of calendar year)
WW  Week code (week of January 1 is week ’01’)
NNN  Alphanumeric traceability code
\(\Theta\)  Pb-free JEDEC designator for Matte Tin (Sn)
*  This package is Pb-free. The Pb-free JEDEC designator \((\Theta)\) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.
8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com-packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>Min</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>N</td>
</tr>
<tr>
<td>Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
</tr>
<tr>
<td>Footprint</td>
<td>L1</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>φ</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
</tr>
<tr>
<td>Lead Width</td>
<td>b</td>
</tr>
</tbody>
</table>

**Notes:**
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M.
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111B
8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

---

**RECOMMENDED LAND PATTERN**

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Contact Pitch</td>
<td>E</td>
</tr>
<tr>
<td>Contact Pad Spacing</td>
<td>C</td>
</tr>
<tr>
<td>Overall Width</td>
<td>Z</td>
</tr>
<tr>
<td>Contact Pad Width (X8)</td>
<td>X1</td>
</tr>
<tr>
<td>Contact Pad Length (X8)</td>
<td>Y1</td>
</tr>
<tr>
<td>Distance Between Pads</td>
<td>G1</td>
</tr>
<tr>
<td>Distance Between Pads</td>
<td>GX</td>
</tr>
</tbody>
</table>

**Notes:**
1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A
8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

### Dimensions

<table>
<thead>
<tr>
<th>Units</th>
<th>INCHES</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Dimension Limits</strong></td>
<td></td>
</tr>
<tr>
<td>Number of Pins</td>
<td>N</td>
</tr>
<tr>
<td>Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Top to Seating Plane</td>
<td>A</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
</tr>
<tr>
<td>Base to Seating Plane</td>
<td>A1</td>
</tr>
<tr>
<td>Shoulder to Shoulder Width</td>
<td>E</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
</tr>
<tr>
<td>Tip to Seating Plane</td>
<td>L</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
</tr>
<tr>
<td>Upper Lead Width</td>
<td>b1</td>
</tr>
<tr>
<td>Lower Lead Width</td>
<td>b</td>
</tr>
<tr>
<td>Overall Row Spacing §</td>
<td>eB</td>
</tr>
<tr>
<td><strong>MIN</strong></td>
<td>.348</td>
</tr>
<tr>
<td><strong>NOM</strong></td>
<td>.365</td>
</tr>
<tr>
<td><strong>MAX</strong></td>
<td>.400</td>
</tr>
<tr>
<td><strong>MIN</strong></td>
<td>.115</td>
</tr>
<tr>
<td><strong>NOM</strong></td>
<td>.130</td>
</tr>
<tr>
<td><strong>MAX</strong></td>
<td>.150</td>
</tr>
<tr>
<td><strong>MIN</strong></td>
<td>.008</td>
</tr>
<tr>
<td><strong>NOM</strong></td>
<td>.010</td>
</tr>
<tr>
<td><strong>MAX</strong></td>
<td>.015</td>
</tr>
<tr>
<td><strong>MIN</strong></td>
<td>.040</td>
</tr>
<tr>
<td><strong>NOM</strong></td>
<td>.060</td>
</tr>
<tr>
<td><strong>MAX</strong></td>
<td>.070</td>
</tr>
<tr>
<td><strong>MIN</strong></td>
<td>.014</td>
</tr>
<tr>
<td><strong>NOM</strong></td>
<td>.018</td>
</tr>
<tr>
<td><strong>MAX</strong></td>
<td>.022</td>
</tr>
<tr>
<td><strong>MIN</strong></td>
<td>–</td>
</tr>
<tr>
<td><strong>NOM</strong></td>
<td>–</td>
</tr>
<tr>
<td><strong>MAX</strong></td>
<td>.430</td>
</tr>
</tbody>
</table>

### Notes:

1. Pin 1 visual index feature may vary, but must be located with the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010” per side.
4. Dimensioning and tolerancing per ASME Y14.5M.
   - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B
8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging
8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>N</td>
</tr>
<tr>
<td>Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
</tr>
<tr>
<td>Chamfer (Optional)</td>
<td>h</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
</tr>
<tr>
<td>Footprint</td>
<td>L1</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>$\varphi$</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
</tr>
<tr>
<td>Lead Width</td>
<td>b</td>
</tr>
<tr>
<td>Mold Draft Angle Top</td>
<td>$\alpha$</td>
</tr>
<tr>
<td>Mold Draft Angle Bottom</td>
<td>$\beta$</td>
</tr>
</tbody>
</table>

Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. $\$\$ Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. CO4-057C Sheet 2 of 2
8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

RECOMMENDED LAND PATTERN

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Contact Pitch</td>
<td>E</td>
</tr>
<tr>
<td>Contact Pad Spacing</td>
<td>C</td>
</tr>
<tr>
<td>Contact Pad Width (X8)</td>
<td>X1</td>
</tr>
<tr>
<td>Contact Pad Length (X8)</td>
<td>Y1</td>
</tr>
</tbody>
</table>

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A
APPENDIX A: REVISION HISTORY

Revision E (November 2011)
Updated Product Identification System.
Corrected MSOP marking drawings.
Updated Package Specification Drawings with new additions.

Revision D (April 2011)
The following is the list of modifications:
1. Updated the content to illustrate that the devices now have tested specifications in the 4.5V to 5.5V supply range.
2. Removed figures 2-4 to 2-6, 2-10 to 2-12, 2-16 and 2-17.

Revision C (January 2007)
This revision includes updates to the packaging diagrams.

Revision B (February 2002)
Undocumented changes.

Revision A (December 2001)
Original Release of this Document.
# MCP3301

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact the local Microchip sales office.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>X</th>
<th>X</th>
<th>/XX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td>Grade</td>
<td>Temperature Range</td>
<td>Package</td>
</tr>
<tr>
<td>Device:</td>
<td>MCP3301: 13-Bit Serial A/D Converter</td>
<td>MCP3301T: 13-Bit Serial A/D Converter (Tape and Reel)</td>
<td></td>
</tr>
<tr>
<td>Grade:</td>
<td>B = ±1 LSB INL</td>
<td>C = ±2 LSB INL</td>
<td></td>
</tr>
<tr>
<td>Temperature Range:</td>
<td>I = -40°C to +85°C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Package:</td>
<td>MS = Plastic MSOP, 8-lead</td>
<td>P = Plastic DIP (300 mil Body), 8-lead</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SN = Plastic SOIC (150 mil Body), 8-lead</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Examples:

- a) MCP3301-BI/P: ±1 LSB INL, Industrial Temperature, PDIP package
- b) MCP3301-BI/SN: ±1 LSB INL, Industrial Temperature, SOIC package
- c) MCP3301-CI/MS: ±2 LSB INL, Industrial Temperature, MSOP package
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.

- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

- Microchip is willing to work with the customer who is concerned about the integrity of their code.

- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Trademark

The Microchip name and logo, the Microchip logo, dsPIC, KEELOG, KEEL0G logo, MPLAB, PIC, PICmicro, PICSTART, PIC32® logo, rfPIC and Uni/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICWorks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rflAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2001-2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-61341-756-0

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KeelLoc® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
# Worldwide Sales and Service

<table>
<thead>
<tr>
<th>AMERICAS</th>
<th>ASIA/PACIFIC</th>
<th>ASIA/PACIFIC</th>
<th>ASIA/PACIFIC</th>
<th>EUROPE</th>
</tr>
</thead>
</table>
| Corporate Office  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277 | Asia Pacific Office  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431 | India - Bangalore  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123 | Austria - Wels  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393 |
| Technical Support:  
http://www.microchip.com/support | Australia - Sydney  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755 | India - New Delhi  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632 | Denmark - Copenhagen  
Tel: 45-4450-2828  
Fax: 45-4485-2829 |
| Web Address:  
www.microchip.com | China - Beijing  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104 | India - Pune  
Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513 | France - Paris  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79 |
| Atlanta  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455 | China - Chengdu  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889 | Japan - Yokohama  
Tel: 81-45-471-6166  
Fax: 81-45-471-6122 | Germany - Munich  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44 |
| Boston  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088 | China - Chongqing  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500 | Korea - Daegu  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302 | Italy - Milan  
Tel: 39-0331-742611  
Fax: 39-0331-466781 |
| Chicago  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075 | China - Hangzhou  
Tel: 86-571-2819-3187  
Fax: 86-571-2819-3189 | Korea - Seoul  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or 82-2-558-5934 | Netherlands - Drunen  
Tel: 31-416-690399  
Fax: 31-416-690340 |
| Cleveland  
Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643 | China - Hong Kong SAR  
Tel: 852-2401-1200  
Fax: 852-2401-3431 | Malaysia - Kuala Lumpur  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859 | Spain - Madrid  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91 |
| Dallas  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924 | China - Nanjing  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470 | Malaysia - Penang  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068 | UK - Wokingham  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820 |
| Detroit  
Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2280 | China - Qingdao  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205 | Philippines - Manila  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069 | |
| Indianapolis  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453 | China - Shanghai  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066 | Singapore  
Tel: 65-6334-8870  
Fax: 65-6334-8850 | |
| Los Angeles  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608 | China - Shenyang  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393 | Taiwan - Hsin Chu  
Tel: 886-3-5778-366  
Fax: 886-3-5770-955 | |
| Santa Clara  
Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445 | China - Shenzhen  
Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760 | Taiwan - Kaohsiung  
Tel: 886-7-536-4818  
Fax: 886-7-330-9305 | |
| Toronto  
Mississauga, Ontario, Canada  
Tel: 905-673-0699  
Fax: 905-673-6509 | China - Wuhan  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118 | Taiwan - Taipei  
Tel: 886-2-2500-6610  
Fax: 886-2-2508-0102 | |
|               | China - Xian  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256 | China - Xiamen  
Tel: 86-592-2388138  
Fax: 86-592-2388130 | Taiwan - Bangkok  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350 | |
|               | China - Zhuhai  
Tel: 86-756-3210040  
Fax: 86-756-3210049 | | |

08/02/11