Features

- Dual Output LDO:
  - $V_{OUT1} = 1.5V$ to $3.3V$ @ $300$ mA
  - $V_{OUT2} = 1.5V$ to $3.3V$ @ $150$ mA
- Output Voltage (See Table 8-1)
- Low Dropout Voltage:
  - $V_{OUT1} = 104$ mV @ $300$ mA Typical
  - $V_{OUT2} = 150$ mV @ $150$ mA Typical
- Low Supply Current: $116$ µA Typical
- TC1302A/B with both output voltages available
- Reference Bypass Input for Low-Noise Operation
- Both Output Voltages Stable with a Minimum of $1$ µF Ceramic Output Capacitor
- Separate $V_{OUT1}$ and $V_{OUT2}$ SHDN pins
- Power-Saving Shutdown Mode of Operation
- Wake-up from SHDN: 5.3 µs. Typical
- Small 8-pin DFN or MSOP Package Options
- Operating Junction Temperature Range: $-40^\circ$C to $+125^\circ$C
- Overtemperature and Overcurrent Protection

Applications

- Cellular/GSM/PHS Phones
- Battery-Operated Systems
- Hand-Held Medical Instruments
- Portable Computers/PDAs
- Linear Post-Regulators for SMPS
- Pagers

Related Literature

- AN766, “Pin-Compatible CMOS Upgrades to BiPolar LDOs”, DS00766, Microchip Technology Inc., 2002

Description

The TC1302A/B combines two Low Dropout (LDO) regulators into a single 8-pin MSOP or DFN package. Both regulator outputs feature low dropout voltage, $104$ mV @ $300$ mA for $V_{OUT1}$, $150$ mV @ $150$ mA for $V_{OUT2}$, low quiescent current consumption, $58$ µA each and a typical regulation accuracy of $0.5\%$. Several fixed-output voltage combinations are available. A reference bypass pin is available to further reduce output noise and improve the power supply rejection ratio of both LDOs.

The TC1302A/B is stable over all line and load conditions, with a minimum of $1$ µF of ceramic output capacitance, and utilizes a unique compensation scheme to provide fast dynamic response to sudden line voltage and load current changes.

Additional features include an overcurrent limit and overtemperature protection that combine to provide a robust design for all load fault conditions.

Package Types

<table>
<thead>
<tr>
<th></th>
<th>8-Pin DFN/MSOP</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>DFN8</td>
<td>TC1302A</td>
<td>MSOP8</td>
</tr>
<tr>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>SHDN1</td>
<td>Bypass</td>
<td>Bypass</td>
</tr>
<tr>
<td>VOUT1 GND</td>
<td>VIN VOUT2 GND</td>
<td>VOUT1 GND VOUT2</td>
</tr>
<tr>
<td>Bypass</td>
<td>SHDN2 Bypass</td>
<td>SHDN2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>TC1302B</td>
<td></td>
</tr>
<tr>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>SHDN1</td>
<td>Bypass</td>
<td>Bypass</td>
</tr>
<tr>
<td>VOUT1 GND</td>
<td>VIN VOUT2 GND</td>
<td>VOUT1 GND VOUT2</td>
</tr>
<tr>
<td>Bypass</td>
<td>SHDN2 Bypass</td>
<td>SHDN2</td>
</tr>
</tbody>
</table>
TC1302A/B

Functional Block Diagrams

TC1302A

\[ \begin{align*}
V_IN & \rightarrow V_{OUT1} \\
& \rightarrow V_{OUT2} \\
& \rightarrow \text{Bandgap Reference 1.2V} \\
& \rightarrow \text{LDO #1 300 mA} \\
& \rightarrow \text{LDO #2 150 mA} \\
& \rightarrow \text{SHDN2} \\
& \rightarrow \text{GND} \\
& \rightarrow \text{Bypass} \\
\end{align*} \]

TC1302B

\[ \begin{align*}
V_IN & \rightarrow V_{OUT1} \\
& \rightarrow V_{OUT2} \\
& \rightarrow \text{Bandgap Reference 1.2V} \\
& \rightarrow \text{LDO #1 300 mA} \\
& \rightarrow \text{LDO #2 150 mA} \\
& \rightarrow \text{SHDN2} \\
& \rightarrow \text{GND} \\
& \rightarrow \text{Bypass} \\
\end{align*} \]

Typical Application Circuits

TC1302A

\[ \begin{align*}
1 & \rightarrow \text{NC} \\
2 & \rightarrow V_{OUT1} \\
3 & \rightarrow \text{V_{IN}} \\
4 & \rightarrow \text{GND} \\
5 & \rightarrow \text{Bypass} \\
6 & \rightarrow \text{V_{OUT2}} \\
7 & \rightarrow \text{BATTERY} \\
8 & \rightarrow \text{C_{OUT1} 1µF Ceramic X5R} \\
\text{(Note) C_{BYPASS} 10 nF Ceramic} \\
\text{ON/OFF Control V_{OUT2}} \\
\end{align*} \]

TC1302B

\[ \begin{align*}
1 & \rightarrow \text{NC} \\
2 & \rightarrow \text{SHDN1} \\
3 & \rightarrow \text{V_{IN}} \\
4 & \rightarrow \text{Bypass} \\
5 & \rightarrow \text{SHDN2} \\
6 & \rightarrow \text{V_{OUT2}} \\
7 & \rightarrow \text{BATTERY} \\
8 & \rightarrow \text{C_{OUT1} 1µF Ceramic X5R} \\
\text{ON/OFF Control V_{OUT1}} \\
\end{align*} \]

Note: C_{BYPASS} is optional
1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

VDD...................................................................................6.5V
Maximum Voltage on Any Pin ...... (V SS – 0.3) to (VIN + 0.3)V
Power Dissipation .........................Internally Limited (Note 7)
Storage temperature .....................................-65°C to +150°C
Maximum Junction Temperature, TJ ...........................+150°C
Continuous Operating Temperature Range .. -40°C to +125°C
ESD protection on all pins, HBM, MM................. 4 kV, 400V

† Notice: Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

Electrical Specifications: Unless otherwise noted, VIN = VR +1V, IOUT1 = IOUT2 = 100 µA, CIN = 4.7 µF, COUT1 = COUT2 = 1 µF, CBYPASS = 10 nF, SHDN > Vss, TA = +25°C.

Boldface type specifications apply for junction temperatures of -40°C to +125°C.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Operating Voltage</td>
<td>VIN</td>
<td>2.7</td>
<td>—</td>
<td>6.0</td>
<td>V</td>
<td>Note 1</td>
</tr>
<tr>
<td>Maximum Output Current</td>
<td>IOUT1Max</td>
<td>300</td>
<td>—</td>
<td>—</td>
<td>mA</td>
<td>VIN = 2.7V to 6.0V (Note 1)</td>
</tr>
<tr>
<td>Maximum Output Current</td>
<td>IOUT2Max</td>
<td>150</td>
<td>—</td>
<td>—</td>
<td>mA</td>
<td>VIN = 2.7V to 6.0V (Note 1)</td>
</tr>
<tr>
<td>Output Voltage Tolerance (VOUT1 and VOUT2)</td>
<td>VOUT</td>
<td>V R – 2.5</td>
<td>VR±0.5</td>
<td>VR + 2.5</td>
<td>%</td>
<td>Note 2</td>
</tr>
<tr>
<td>Temperature Coefficient (VOUT1 and VOUT2)</td>
<td>TCVOUT</td>
<td>—</td>
<td>25</td>
<td>—</td>
<td>ppm/°C</td>
<td>Note 3</td>
</tr>
<tr>
<td>Line Regulation (VOUT1 and VOUT2)</td>
<td>ΔVOUT/ΔVIN</td>
<td>—</td>
<td>0.02</td>
<td>0.2</td>
<td>%/V</td>
<td>(VR + 1V) ≤ VIN ≤ 6V</td>
</tr>
<tr>
<td>Load Regulation, VOUT ≥ 2.5V (VOUT1 and VOUT2)</td>
<td>ΔVOUT/ΔVOUT</td>
<td>-1</td>
<td>0.1</td>
<td>+1</td>
<td>%</td>
<td>IOUTX = 0.1 mA to IOUTMax, (Note 4)</td>
</tr>
<tr>
<td>Load Regulation, VOUT &lt; 2.5V (VOUT1 and VOUT2)</td>
<td>ΔVOUT/ΔVOUT</td>
<td>-1.5</td>
<td>0.1</td>
<td>+1.5</td>
<td>%</td>
<td>IOUTX = 0.1 mA to IOUTMax, (Note 4)</td>
</tr>
<tr>
<td>Thermal Regulation</td>
<td>ΔVOUT/ΔPD</td>
<td>—</td>
<td>0.04</td>
<td>—</td>
<td>%/W</td>
<td>Note 5</td>
</tr>
<tr>
<td>Dropout Voltage (Note 6)</td>
<td>VOUT1 &gt; 2.7V</td>
<td>VIN – VOUT</td>
<td>—</td>
<td>104</td>
<td>180</td>
<td>mV</td>
</tr>
<tr>
<td>VOUT2 &gt; 2.6V</td>
<td>VIN – VOUT</td>
<td>—</td>
<td>150</td>
<td>250</td>
<td>mV</td>
<td>IOUT2 = 150 mA</td>
</tr>
</tbody>
</table>

Supply Current

| TC1302A | IIN(A) | — | 103 | 180 | µA | SHDN2 = VIN, IOUT1 = IOUT2 = 0 mA |
| TC1302B | IIN(B) | — | 114 | 180 | µA | SHDN1 = SHDN2 = VIN, |
|         |       |   |     |     | mAh | IOUT1 = IOUT2 = 0 mA |

Note 1: The minimum VIN has to meet two conditions: VIN ≥ 2.7V and VIN ≥ VR + VDROPOUT.
2: VR is defined as the higher of the two regulator nominal output voltages (VOUT1 or VOUT2).
3: TCVOUT = (ΔVOUTmax - ΔVOUTmin) * 10^6/(VOUT * ΔT).
4: Regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 0.1 mA to the maximum specified output current. Changes in output voltage due to heating effects are covered by the thermal regulation specification.
5: Thermal regulation is defined as the change in output voltage at a time t after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a current pulse equal to IOUTMax at VIN = 6V for t = 10 msec.
6: Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its value measured at a 1V differential.
7: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., TA, TJ, θJA). Exceeding the maximum allowable power dissipation causes the device to initiate thermal shutdown.
DC CHARACTERISTICS (Continued)

**Electrical Specifications:** Unless otherwise noted, \( V_{IN} = V_R + 1V, I_{OUT1} = I_{OUT2} = 100 \mu A, C_{IN} = 4.7 \mu F, C_{OUT1} = C_{OUT2} = 1 \mu F, C_{BYPASS} = 10 nF, SHDN > V_R; T_A = +25^\circ C. \) **Boldface** type specifications apply for junction temperatures of -40°C to +125°C.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Shutdown Supply Current TC1302A</td>
<td>( I_{IN_SHDNA} )</td>
<td>—</td>
<td>58</td>
<td>90</td>
<td>( \mu A )</td>
<td>SHDN2 = GND</td>
</tr>
<tr>
<td>Shutdown Supply Current TC1302B</td>
<td>( I_{IN_SHDNB} )</td>
<td>—</td>
<td>0.1</td>
<td>1</td>
<td>( \mu A )</td>
<td>SHDN1 = SHDN2 = GND</td>
</tr>
</tbody>
</table>

**Power Supply Rejection Ratio:**

| PSRR | —     | 58   | —   | —   | dB    | \( f \leq 100 \text{ Hz}, I_{OUT1} = I_{OUT2} = 50 \text{ mA}, C_{IN} = 0 \mu F \) |

| Output Noise | —     | 830  | —   | —   | nV/(Hz)^{1/2} | \( f \leq 1 \text{ kHz}, I_{OUT1} = I_{OUT2} = 50 \text{ mA}, C_{IN} = 0 \mu F \) |

**Output Short Circuit Current (Average):**

<table>
<thead>
<tr>
<th>( V_{OUT1} )</th>
<th>( I_{OUT1} )</th>
<th>—</th>
<th>200</th>
<th>—</th>
<th>mA</th>
<th>( R_{LOAD1} \leq 1 \Omega )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{OUT2} )</td>
<td>( I_{OUT2} )</td>
<td>—</td>
<td>140</td>
<td>—</td>
<td>mA</td>
<td>( R_{LOAD2} \leq 1 \Omega )</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SHDN Input High Threshold</th>
<th>( V_{IH} )</th>
<th>45</th>
<th>—</th>
<th>—</th>
<th>% ( V_{IN} )</th>
<th>( V_{IN} = 2.7V ) to 6.0V</th>
</tr>
</thead>
<tbody>
<tr>
<td>SHDN Input Low Threshold</td>
<td>( V_{IL} )</td>
<td>—</td>
<td>—</td>
<td>15</td>
<td>% ( V_{IN} )</td>
<td>( V_{IN} = 2.7V ) to 6.0V</td>
</tr>
</tbody>
</table>

| Wake Up Time (From SHDN mode), \( V_{OUT2} \) | \( t_{WK} \) | — | 5.3 | 20 | \( \mu s \) | \( V_{IN} = 5V, I_{OUT1} = I_{OUT2} = 30 \text{ mA}, \text{ See Figure 5-1} \) |

| Settling Time (From SHDN mode), \( V_{OUT2} \) | \( t_{S} \) | — | 50  | —  | \( \mu s \) | \( V_{IN} = 5V, I_{OUT1} = I_{OUT2} = 50 \text{ mA}, \text{ See Figure 5-2} \) |

| Thermal Shutdown Die Temperature | \( T_{SD} \) | — | 150 | —  | \( ^\circ C \) | \( V_{IN} = 5V, I_{OUT1} = I_{OUT2} = 100 \text{ mA} \) |

| Thermal Shutdown Hysteresis | \( T_{HYS} \) | — | 10  | —  | \( ^\circ C \) | \( V_{IN} = 5V \) |

**Note:**

1: The minimum \( V_{IN} \) has to meet two conditions: \( V_{IN} \geq 2.7V \) and \( V_{IN} \geq V_R + V_{DROPOT} \).

2: \( V_R \) is defined as the higher of the two regulator nominal output voltages (\( V_{OUT1} \) or \( V_{OUT2} \)).

3: \( TCV_{OUT} = \frac{(V_{OUT_{max}} - V_{OUT_{min}}) \times 10^6}{(V_{OUT} - \Delta T)} \).

4: Regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 0.1 mA to the maximum specified output current. Changes in output voltage due to heating effects are covered by the thermal regulation specification.

5: Thermal regulation is defined as the change in output voltage at a time \( t \) after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a constant pulse equal to \( I_{MAX} \) at \( V_{IN} = 6V \) for \( t = 10 \text{ msec} \).

6: Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2\% below its value measured at a 1V differential.

7: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., \( T_A, T_J, \theta_{JA} \)). Exceeding the maximum allowable power dissipation causes the device to initiate thermal shutdown.

**TEMPERATURE SPECIFICATIONS**

**Electrical Specifications:** Unless otherwise indicated, all limits are specified for: \( V_{IN} = +2.7V \) to +6.0V.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature Ranges</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating Junction Temperature Range</td>
<td>( T_A )</td>
<td>-40</td>
<td>—</td>
<td>+125</td>
<td>( ^\circ C )</td>
<td>Steady State</td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>( T_A )</td>
<td>-65</td>
<td>—</td>
<td>+150</td>
<td>( ^\circ C )</td>
<td></td>
</tr>
<tr>
<td>Maximum Junction Temperature</td>
<td>( T_J )</td>
<td>—</td>
<td>—</td>
<td>+150</td>
<td>( ^\circ C )</td>
<td>Transient</td>
</tr>
<tr>
<td>Thermal Package Resistances</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Thermal Resistance, MSOP8</td>
<td>( \theta_{JA} )</td>
<td>—</td>
<td>208</td>
<td>—</td>
<td>( ^\circ C/W )</td>
<td>Typical 4-Layer Board</td>
</tr>
<tr>
<td>Thermal Resistance, DFN8</td>
<td>( \theta_{JA} )</td>
<td>—</td>
<td>41</td>
<td>—</td>
<td>( ^\circ C/W )</td>
<td>Typical 4-Layer Board with Vias</td>
</tr>
</tbody>
</table>
2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, \( V_{IN} = V_R = +1V, I_{OUT1} = I_{OUT2} = 100 \mu A, C_{IN} = 4.7 \mu F, C_{OUT1} = C_{OUT2} = 1 \mu F \) (X5R or X7R), \( C_{BYPASS} = 0 \mu F \), \( SHDN1 = SHDN2 > V_{IH}, T_A = +25^\circ C \).

**FIGURE 2-1:** Quiescent Current vs. Input Voltage.

**FIGURE 2-2:** SHDN Voltage Threshold vs. Input Voltage.

**FIGURE 2-3:** Quiescent Current vs. Junction Temperature.

**FIGURE 2-4:** Output Voltage vs. Input Voltage.

**FIGURE 2-5:** Output Voltage vs. Input Voltage.

**FIGURE 2-6:** Dropout Voltage vs. Output Current (\( V_{OUT1} \)).
Note: Unless otherwise indicated, $V_{IN} = V_R + 1V$, $I_{OUT1} = I_{OUT2} = 100 \mu A$, $C_{IN} = 4.7 \mu F$, $C_{OUT1} = C_{OUT2} = 1 \mu F$ (X5R or X7R), $C_{BYPASS} = 0 \ pF$, $SHDN1 = SHDN2 > V_{IH}$, $T_A = +25^\circ C$.

**FIGURE 2-7:** Dropout Voltage vs. Junction Temperature ($V_{OUT1}$).

**FIGURE 2-8:** Dropout Voltage vs. Output Current ($V_{OUT2}$).

**FIGURE 2-9:** Dropout Voltage vs. Junction Temperature ($V_{OUT2}$).

**FIGURE 2-10:** $V_{OUT1}$ and $V_{OUT2}$ Load Regulation vs. Junction Temperature.

**FIGURE 2-11:** $V_{OUT1}$ and $V_{OUT2}$ Line Regulation vs. Junction Temperature.

**FIGURE 2-12:** $V_{OUT1}$ vs. Junction Temperature.
Note: Unless otherwise indicated, $V_{IN} = V_R + 1V$, $I_{OUT1} = 100 \mu A$, $C_{IN} = 4.7 \mu F$, $C_{OUT1} = C_{OUT2} = 1 \mu F$ (X5R or X7R), $C_{BYPASS} = 0 \text{pF}$, $SHDN1 = SHDN2 > V_{IH}$, $T_A = +25^\circ C$.

**FIGURE 2-13:** $V_{OUT1}$ vs. Junction Temperature.

**FIGURE 2-14:** $V_{OUT2}$ vs. Junction Temperature.

**FIGURE 2-15:** $V_{OUT2}$ vs. Junction Temperature.

**FIGURE 2-16:** Power Supply Rejection Ratio vs. Frequency (without bypass capacitor).

**FIGURE 2-17:** Power Supply Rejection Ratio vs. Frequency (with bypass capacitor).

**FIGURE 2-18:** $V_{OUT1}$ and $V_{OUT2}$ Noise vs. Frequency (without bypass capacitor).
**TC1302A/B**

**Note:** Unless otherwise indicated, $V_{IN} = V_R + 1V$, $I_{OUT1} = I_{OUT2} = 100 \mu A$, $C_{IN} = 4.7 \mu F$, $C_{OUT1} = C_{OUT2} = 1 \mu F$ (X5R or X7R), $C_{BYPASS} = 0 \mu F$, SHDN1 = SHDN2 > $V_{IH}$, $T_A = +25^\circ C$.

**FIGURE 2-19:** $V_{OUT1}$ and $V_{OUT2}$ Noise vs. Frequency (with bypass capacitor).

**FIGURE 2-20:** $V_{OUT1}$ and $V_{OUT2}$ Power-up from Shutdown TC1302B.

**FIGURE 2-21:** $V_{OUT2}$ Power-up from Shutdown Input TC1302A.

**FIGURE 2-22:** $V_{OUT1}$ and $V_{OUT2}$ Power-up from Input Voltage TC1302B.

**FIGURE 2-23:** Dynamic Line Response.

**FIGURE 2-24:** 300 mA Dynamic Load Step $V_{OUT1}$. 

---

**TABLE:**

<table>
<thead>
<tr>
<th>Frequency (KHz)</th>
<th>NOISE ($\mu V$/Hz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.01</td>
<td>0.001</td>
</tr>
<tr>
<td>0.1</td>
<td>0.1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>1000</td>
<td>1000</td>
</tr>
</tbody>
</table>

- $V_{IN} = 4.2V$
- $V_{IN} = 2.8V$
- $I_{OUT1} = 150 mA$
- $I_{OUT2} = 100 mA$
- $C_{BYPASS} = 10 \mu F$
Note: Unless otherwise indicated, \( V_{IN} = V_R +1V \), \( I_{OUT1} = I_{OUT2} = 100 \, \mu A \), \( C_{IN} = 4.7 \, \mu F \), \( C_{OUT1} = C_{OUT2} = 1 \, \mu F \) (X5R or X7R), \( C_{BYPASS} = 0 \, pF \), \( SHDN1 = SHDN2 > V_{IH} \), \( T_A = +25^\circ C \).

**FIGURE 2-25:** 150 mA Dynamic Load Step \( V_{OUT2} \).
3.0 TC1302A PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>NC</td>
<td>No connect.</td>
</tr>
<tr>
<td>2</td>
<td>VOUT1</td>
<td>Regulated output voltage #1, capable of 300 mA.</td>
</tr>
<tr>
<td>3</td>
<td>GND</td>
<td>Circuit ground pin.</td>
</tr>
<tr>
<td>4</td>
<td>Bypass</td>
<td>Internal reference bypass pin. A 10 nF external capacitor can be used to further reduce output noise and improve PSRR performance.</td>
</tr>
<tr>
<td>5</td>
<td>SHDN2</td>
<td>Output #2 shutdown control input.</td>
</tr>
<tr>
<td>6</td>
<td>VOUT2</td>
<td>Regulated output voltage #2, capable of 150 mA.</td>
</tr>
<tr>
<td>7</td>
<td>VIN</td>
<td>Unregulated input voltage pin.</td>
</tr>
<tr>
<td>8</td>
<td>NC</td>
<td>No connect.</td>
</tr>
</tbody>
</table>

3.1 Regulated Output Voltage #1 (VOUT1)

Connect VOUT1 to the positive side of the VOUT1 capacitor and load. Capable of 300 mA maximum output current. VOUT1 output is available when VIN is available; there is no pin to turn it OFF. See TC1302B if ON/OFF control of VOUT1 is desired.

3.2 Circuit Ground Pin (GND)

Connect GND to the negative side of the input and output capacitor. Only the LDO internal circuitry bias current flows out of this pin (200 µA maximum).

3.3 Reference Bypass Input

By connecting an external 10 nF capacitor (typical) to the Bypass Input, both outputs (VOUT1 and VOUT2) will have less noise and improved Power Supply Ripple Rejection (PSRR) performance. The LDO output voltage start-up time will increase with the addition of an external bypass capacitor. By leaving this pin unconnected, the start-up time will be minimized.

3.4 Output Voltage #2 Shutdown (SHDN2)

ON/OFF control is performed by connecting SHDN2 to its proper level. When the input of this pin is connected to a voltage less than 15% of VIN, VOUT2 will be OFF. If this pin is connected to a voltage that is greater than 45% of VIN, VOUT2 will be turned ON.

3.5 Regulated Output Voltage #2 (VOUT2)

Connect VOUT2 to the positive side of the VOUT2 capacitor and load. This pin is capable of a maximum output current of 150 mA. VOUT2 can be turned ON and OFF using SHDN2.

3.6 Unregulated Input Voltage Pin (VIN)

Connect the unregulated input voltage source to VIN. If the input voltage source is located more than several inches away or is a battery, a typical input capacitance of 1 µF to 4.7 µF is recommended.
4.0 TC1302B PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 4-1.

TABLE 4-1: TC1302B PIN FUNCTION TABLE

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>V&lt;sub&gt;OUT1&lt;/sub&gt;</td>
<td>Regulated output voltage #1, capable of 300 mA.</td>
</tr>
<tr>
<td>3</td>
<td>GND</td>
<td>Circuit ground pin.</td>
</tr>
<tr>
<td>4</td>
<td>Bypass</td>
<td>Internal reference bypass pin. A 10 nF external capacitor can be used to further reduce output noise and improve PSRR performance.</td>
</tr>
<tr>
<td>5</td>
<td>SHDN2</td>
<td>Output #2 shutdown control input.</td>
</tr>
<tr>
<td>6</td>
<td>V&lt;sub&gt;OUT2&lt;/sub&gt;</td>
<td>Regulated output voltage #2, capable of 150 mA.</td>
</tr>
<tr>
<td>7</td>
<td>V&lt;sub&gt;IN&lt;/sub&gt;</td>
<td>Unregulated Input voltage pin.</td>
</tr>
<tr>
<td>8</td>
<td>SHDN1</td>
<td>Output #1 shutdown control input.</td>
</tr>
</tbody>
</table>

4.1 Regulated Output Voltage #1 (V<sub>OUT1</sub>)

Connect V<sub>OUT1</sub> to the positive side of the V<sub>OUT1</sub> capacitor and load. Capable of 300 mA maximum output current. For the TC1302B, V<sub>OUT1</sub> can be turned ON and OFF using the SHDN1 input pin.

4.2 Circuit Ground Pin (GND)

Connect GND to the negative side of the input and output capacitor. Only the LDO internal circuitry bias current flows out of this pin (200 µA maximum).

4.3 Reference Bypass Input

By connecting an external 10 nF capacitor (typical) to the bypass input, both outputs (V<sub>OUT1</sub> and V<sub>OUT2</sub>) will have less noise and improved Power Supply Ripple Rejection (PSRR) performance. The LDO output voltage startup time will increase with the addition of an external bypass capacitor. By leaving this pin unconnected, the startup time will be minimized.

4.4 Output Voltage #2 Shutdown (SHDN2)

ON/OFF control is performed by connecting SHDN2 to its proper level. When this pin is connected to a voltage less than 15% of V<sub>IN</sub>, V<sub>OUT2</sub> will be OFF. If this pin is connected to a voltage that is greater than 45% of V<sub>IN</sub>, V<sub>OUT2</sub> will be turned ON.

4.5 Regulated Output Voltage #2 (V<sub>OUT2</sub>)

Connect V<sub>OUT2</sub> to the positive side of the V<sub>OUT2</sub> capacitor and load. This pin is capable of a maximum output current of 150 mA. V<sub>OUT2</sub> can be turned ON and OFF using SHDN2.

4.6 Unregulated Input Voltage Pin (V<sub>IN</sub>)

Connect the unregulated input voltage source to V<sub>IN</sub>. If the input voltage source is located more than several inches away, or is a battery, a typical minimum input capacitance of 1 µF and 4.7 µF is recommended.

4.7 Output Voltage #1 Shutdown (SHDN1)

ON/OFF control is performed by connecting SHDN1 to its proper level. When this pin is connected to a voltage less than 15% of V<sub>IN</sub>, V<sub>OUT1</sub> will be OFF. If this pin is connected to a voltage that is greater than 45% of V<sub>IN</sub>, V<sub>OUT1</sub> will be turned ON.
5.0 DETAILED DESCRIPTION

5.1 Device Overview

The TC1302A/B is a combination device consisting of one 300 mA LDO regulator with a fixed output voltage $V_{OUT1}$ (1.5V – 3.3V) and one 150 mA LDO regulator with a fixed output voltage $V_{OUT2}$ (1.5V – 3.3V).

For the TC1302A, the 300 mA output ($V_{OUT1}$) is always present, independent of the level of SHDN2. The 150 mA output ($V_{OUT2}$) can be turned ON/OFF by controlling the level of SHDN2.

For the TC1302B, $V_{OUT1}$ and $V_{OUT2}$ each have independent shutdown input pins (SHDN1 and SHDN2) to control their respective outputs.

5.2 LDO Output #1

LDO output #1 is rated for 300 mA of output current. The typical dropout voltage for $V_{OUT1} = 104$ mV @ 300 mA. A 1 µF (minimum) output capacitor is needed for stability and should be located as close to the $V_{OUT1}$ pin and ground as possible.

5.3 LDO Output #2

LDO output #2 is rated for 150 mA of output current. The typical dropout voltage for $V_{OUT2} = 150$ mV. A 1 µF (minimum) capacitor is needed for stability and should be located as close to the $V_{OUT2}$ pin and ground as possible.

5.4 Input Capacitor

Low input source impedance is necessary for the two LDO outputs to operate properly. When operating from batteries, or in applications with long lead length (> 10 inches) between the input source and the LDO, some input capacitance is recommended. A minimum of 1.0 µF to 4.7 µF is recommended for most applications. When using large capacitors on the LDO outputs, larger capacitance is recommended on the LDO input. The capacitor should be placed as close to the input of the LDO as is practical. Larger input capacitors will help reduce the input impedance and further reduce any high-frequency noise on the input and output of the LDO.

5.5 Output Capacitor

A minimum output capacitance of 1 µF for each of the TC1302A/B LDO outputs is necessary for stability. Ceramic capacitors are recommended because of their size, cost and environmental robustness qualities. Tantalum or aluminum electrolytic capacitors can be used on the LDO outputs as well. The Equivalent Series Resistance (ESR) requirements on the electrolytic output capacitor's are between 0 and 2 ohms. The output capacitor should be located as close to the LDO output as is practical. Ceramic materials, X7R and X5R, have low temperature coefficients and are well within the acceptable ESR range required. A typical 1 µF X5R 0805 capacitor has an ESR of 50 milli-ohms. Larger LDO output capacitors can be used with the TC1302A/B to improve dynamic performance and power supply ripple rejection performance. A maximum of 10 µF is recommended. Aluminum electrolytic capacitors are not recommended for low temperature applications of < -25 °C.

5.6 Bypass Input

The Bypass pin is connected to the internal LDO reference. By adding capacitance to this pin, the LDO ripple rejection, input voltage transient response and output noise performance are all increased. A typical bypass capacitor between 470 pF to 10 nF is recommended. Larger bypass capacitors can be used, but result in a longer time period for the LDO outputs to reach their rated output voltage when started from SHDN or VIN.

5.7 GND

For the optimal noise and PSRR performance, the GND pin of the TC1302A/B should be tied to a quiet circuit ground. For applications that have switching or noisy inputs, tie the GND pin to the return of the output capacitor. Ground planes help lower inductance and voltage spikes caused by fast transient load currents and are recommended for applications that are subjected to fast load transients.

5.8 SHDN1/SHDN2 Operation

The TC1302A SHDN2 pin is used to turn $V_{OUT2}$ ON and OFF. A logic-high level on SHDN2 will enable the $V_{OUT2}$ output, while a logic-low on the SHDN2 pin will disable the $V_{OUT2}$ output. For the TC1302A, $V_{OUT1}$ is not affected by SHDN2 and will be enabled as long as the input voltage is present.

The TC1302B SHDN1 and SHDN2 pins are used to turn $V_{OUT1}$ and $V_{OUT2}$ ON and OFF. They operate independent of each other.
5.9 TC1302A SHDN2 Timing

$V_{OUT1}$ will rise independent of the level of $SHDN2$ for the TC1302A. Figure 5-1 is used to define the wake-up time from shutdown ($t_{WK}$) and the settling time ($t_s$). The wake-up time is dependant upon the frequency of operation. The faster the $SHDN$ pin is pulsed, the shorter the wake-up time will be.

**FIGURE 5-1:** TC1302A Timing.

5.10 TC1302B SHDN1/SHDN2 Timing

For the TC1302B, the $SHDN1$ input pin is used to control $V_{OUT1}$. The $SHDN2$ input pin is used to control $V_{OUT2}$, independent of the logic input on $SHDN1$.

**FIGURE 5-2:** TC1302B Timing.

5.11 Device Protection

5.11.1 OVERCURRENT LIMIT

In the event of a faulted output load, the maximum current the LDO output will permit to flow is limited internally for each of the TC1302A/B outputs. The peak current limit for $V_{OUT1}$ is typically 1.1A, while the peak current limit for $V_{OUT2}$ is typically 0.5A. During short-circuit operation, the average current is limited to 200 mA for $V_{OUT1}$ and 140 mA for $V_{OUT2}$.

5.11.2 OVERTEMPERATURE PROTECTION

If the internal power dissipation within the TC1302A/B is excessive due to a faulted load or higher-than-specified line voltage, an internal temperature-sensing element will prevent the junction temperature from exceeding approximately 150°C. If the junction temperature does reach 150°C, both outputs will be disabled until the junction temperature cools to approximately 140°C and the device resumes normal operation. If the internal power dissipation continues to be excessive, the device will again shut off.
6.0 APPLICATION CIRCUITS/ISSUES

6.1 Typical Application

The TC1302A/B is used for applications that require the integration of two LDOs.

![Typical Application Circuit TC1302A/B](image)

6.1.1 APPLICATION INPUT CONDITIONS

- **Package Type:** 3x3DFN8
- **Input Voltage Range:** 2.7V to 4.2V
- **V_IN maximum:** 4.2V
- **V_IN typical:** 3.6V
- **V_OUT1 max:** 300 mA
- **V_OUT2 max:** 150 mA

6.2 Power Calculations

6.2.1 POWER DISSIPATION

The internal power dissipation within the TC1302A/B is a function of input voltage, output voltage, output current and quiescent current. The following equation can be used to calculate the internal power dissipation for each LDO.

**EQUATION 6-1:**

\[ P_{LDO} = (V_{IN(MAX)} - V_{OUT(MIN)}) \times I_{OUT(MAX)} \]

- \( P_{LDO} \): LDO Pass device internal power dissipation
- \( V_{IN(MAX)} \): Maximum input voltage
- \( V_{OUT(MIN)} \): LDO minimum output voltage

In addition to the LDO pass element power dissipation, there is power dissipation within the TC1302A/B as a result of quiescent or ground current. The power dissipation, as a result of the ground current, can be calculated using the following equation.

**EQUATION 6-2:**

\[ P_{I(GND)} = V_{IN(MAX)} \times I_{VIN} \]

- \( P_{I(GND)} \): Total current in ground pin.
- \( V_{IN(MAX)} \): Maximum input voltage.
- \( I_{VIN} \): Current flowing in the V_IN pin with no output current on either LDO output.

The total power dissipated within the TC1302A/B is the sum of the power dissipated in both of the LDOs and the \( P_{I(GND)} \) term. Because of the CMOS construction, the typical \( I_{GND} \) for the TC1302A/B is 116 \( \mu \)A. Operating at a maximum of 4.2V results in a power dissipation of 0.5 milliWatts. For most applications, this is small compared to the LDO pass device power dissipation and can be neglected.

The maximum continuous operating junction temperature specified for the TC1302A/B is +125°C. To estimate the internal junction temperature of the TC1302A/B, the total internal power dissipation is multiplied by the thermal resistance from junction to ambient (\( R_{JA} \)) of the device. The thermal resistance from junction-to-ambient for the 3x3DFN8 pin package is estimated at 41°C/W.

**EQUATION 6-3:**

\[ T_{J(MAX)} = P_{TOTAL} \times R_{JA} + T_{AMAX} \]

- \( T_{J(MAX)} \): Maximum continuous junction temperature.
- \( P_{TOTAL} \): Total device power dissipation.
- \( R_{JA} \): Thermal resistance from junction to ambient.
- \( T_{AMAX} \): Maximum Ambient Temperature.
The maximum power dissipation capability for a package can be calculated given the junction-to-ambient thermal resistance and the maximum ambient temperature for the application. The following equation can be used to determine the package maximum internal power dissipation.

**EQUATION 6-4:**

\[ P_{D(MAX)} = \frac{(T_J(MAX) - T_A(MAX))}{R_{\theta JA}} \]

- \( P_{D(MAX)} \) = maximum device power dissipation.
- \( T_J(MAX) \) = maximum continuous junction temperature.
- \( T_A(MAX) \) = maximum ambient temperature.
- \( R_{\theta JA} \) = Thermal resistance from junction to ambient.

**EQUATION 6-5:**

\[ T_J(RISE) = P_{D(MAX)} \times R_{\theta JA} \]

- \( T_J(RISE) \) = Rise in device junction temperature over the ambient temperature.
- \( P_{D(MAX)} \) = Maximum device power dissipation.
- \( R_{\theta JA} \) = Thermal resistance from junction-to-ambient.

**EQUATION 6-6:**

\[ T_J = T_J(RISE) + T_A \]

- \( T_J \) = Junction temperature.
- \( T_J(RISE) \) = Rise in device junction temperature over the ambient temperature.
- \( T_A \) = Ambient Temperature.

### 6.3 Typical Application

Internal power dissipation, junction temperature rise, junction temperature and maximum power dissipation are calculated in the following example. The power dissipation, as a result of ground current, is small enough to be neglected.

#### 6.3.1 POWER DISSIPATION EXAMPLE

**Package**

Package Type = 3x3DFN8

**Input Voltage**

\( V_{IN} = 2.7V \) to \( 4.2V \)

**LDO Output Voltages and Currents**

- \( V_{OUT1} = 2.8V \)
- \( I_{OUT1} = 300 \) mA
- \( V_{OUT2} = 1.8V \)
- \( I_{OUT2} = 150 \) mA

**Maximum Ambient Temperature**

\( T_A(MAX) = 50^\circ C \)

**Internal Power Dissipation**

Internal power dissipation is the sum of the power dissipation for each LDO pass device.

\[ P_{LDO1(MAX)} = (V_{IN(MAX)} - V_{OUT1(MIN)}) \times I_{OUT1(MAX)} \]

\[ P_{LDO1} = (4.2V - (0.975 \times 2.8V)) \times 300 \) mA

\[ P_{LDO1} = 441.0 \) milliWatts

\[ P_{LDO2} = (4.2V - (0.975 \times 1.8V)) \times 150 \) mA

\[ P_{LDO2} = 366.8 \) milliWatts

\[ P_{TOTAL} = P_{LDO1} + P_{LDO2} \]

\[ P_{TOTAL} = 807.8 \) milliWatts

**Device Junction Temperature Rise**

The internal junction temperature rise is a function of internal power dissipation and the thermal resistance from junction to ambient for the application. The thermal resistance from junction to ambient (\( R_{\theta JA} \)) is derived from an EIA/JEDEC standard for measuring thermal resistance for small surface-mount packages. The EIA/JEDEC specification is JESD51-7 “High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages”. The standard describes the test method and board specifications for measuring the thermal resistance from junction to ambient. The actual thermal resistance for a particular application can vary depending on many factors, such as copper area and thickness. Refer to AN792, “A Method to Determine How Much Power a SOT23 Can Dissipate in an Application”, (DS00792), for more information regarding this subject.

\[ T_J(RISE) = P_{TOTAL} \times R_{\theta JA} \]

\[ T_{JRISE} = 807.8 \) milliWatts \times 41.0 \) °C/W

\[ T_{JRISE} = 33.1^\circ C \]

**Junction Temperature Estimate**

To estimate the internal junction temperature, the calculated temperature rise is added to the ambient or offset temperature. For this example, the worst-case junction temperature is estimated below.

\[ T_J = T_{JRISE} + T_A(MAX) \]

\[ T_J = 83.1^\circ C \]

**Maximum Package Power Dissipation at 50°C Ambient Temperature**

3x3DFN8 (41°C/Watt \( R_{\theta JA} \))

\[ P_{D(MAX)} = 125^\circ C \times 50^\circ C/41^\circ C/W \]

\[ P_{D(MAX)} = 1.83 \) Watts

MSOP8 (208°C/Watt \( R_{\theta JA} \))

\[ P_{D(MAX)} = 125^\circ C \times 50^\circ C/208^\circ C/W \]

\[ P_{D(MAX)} = 0.360 \) Watts
7.0 TYPICAL LAYOUT

When designing the physical layout for the TC1302A/B, the highest priority should be placed on positioning the input and output capacitors as close to the device pins as is practical. Figure 7-1 above represents a typical placement of the components when using the SMT0805 capacitors.

8.0 ADDITIONAL OUTPUT VOLTAGES

8.1 Output Voltage Options

Table 8-1 describes the range of output voltage options available for the TC1302A/B. $V_{OUT1}$ and $V_{OUT2}$ can be factory preset from 1.5V to 3.3V in 100mV increments.

<table>
<thead>
<tr>
<th>$V_{OUT1}$</th>
<th>$V_{OUT2}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.5V to 3.3V</td>
<td>1.5V to 3.3V</td>
</tr>
</tbody>
</table>

For a listing of TC1302A/B standard parts, refer to the Product Identification System on page 23.

Figure 7-2 above represents a typical placement of the components when using the SMT0603 capacitors.
9.0 PACKAGING INFORMATION

9.1 Package Marking Information

X1 represents $\text{V}_{\text{OUT1}}$ configuration:

<table>
<thead>
<tr>
<th>Code</th>
<th>$\text{V}_{\text{OUT1}}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>3.3V</td>
</tr>
<tr>
<td>B</td>
<td>3.2V</td>
</tr>
<tr>
<td>C</td>
<td>3.1V</td>
</tr>
<tr>
<td>D</td>
<td>3.0V</td>
</tr>
<tr>
<td>E</td>
<td>2.9V</td>
</tr>
<tr>
<td>F</td>
<td>2.8V</td>
</tr>
<tr>
<td>G</td>
<td>2.7V</td>
</tr>
<tr>
<td>H</td>
<td>2.6V</td>
</tr>
<tr>
<td>I</td>
<td>2.5V</td>
</tr>
</tbody>
</table>

X2 represents $\text{V}_{\text{OUT2}}$ configuration:

<table>
<thead>
<tr>
<th>Code</th>
<th>$\text{V}_{\text{OUT2}}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>3.3V</td>
</tr>
<tr>
<td>B</td>
<td>3.2V</td>
</tr>
<tr>
<td>C</td>
<td>3.1V</td>
</tr>
<tr>
<td>D</td>
<td>3.0V</td>
</tr>
<tr>
<td>E</td>
<td>2.9V</td>
</tr>
<tr>
<td>F</td>
<td>2.8V</td>
</tr>
<tr>
<td>G</td>
<td>2.7V</td>
</tr>
<tr>
<td>H</td>
<td>2.6V</td>
</tr>
<tr>
<td>I</td>
<td>2.5V</td>
</tr>
</tbody>
</table>

For a listing of TC1302A/B standard parts, refer to the Product Identification System on page 23.

Legend:

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>XX...X</td>
<td>Customer-specific information</td>
</tr>
<tr>
<td>Y</td>
<td>Year code (last digit of calendar year)</td>
</tr>
<tr>
<td>YY</td>
<td>Year code (last 2 digits of calendar year)</td>
</tr>
<tr>
<td>WW</td>
<td>Week code (week of January 1 is week '01')</td>
</tr>
<tr>
<td>NNN</td>
<td>Alphanumeric traceability code</td>
</tr>
<tr>
<td>e3</td>
<td>Pb-free JEDEC designator for Matte Tin (Sn)</td>
</tr>
</tbody>
</table>

* This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.
<table>
<thead>
<tr>
<th>Units</th>
<th>INCHES</th>
<th>MILLIMETERS*</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
<td>NOM</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>n</td>
<td>8</td>
</tr>
<tr>
<td>Pitch</td>
<td>P</td>
<td>.026 BSC</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
<td>-</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
<td>.030</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1</td>
<td>.000</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
<td>.193 TYP</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
<td>.118 BSC</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
<td>.118 BSC</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
<td>.016</td>
</tr>
<tr>
<td>Footprint (Reference)</td>
<td>F</td>
<td>.037 REF</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>α</td>
<td>0°</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
<td>.003</td>
</tr>
<tr>
<td>Lead Width</td>
<td>B</td>
<td>.009</td>
</tr>
<tr>
<td>Mold Draft Angle Top</td>
<td>α</td>
<td>5°</td>
</tr>
<tr>
<td>Mold Draft Angle Bottom</td>
<td>β</td>
<td>5°</td>
</tr>
</tbody>
</table>

*Controlling Parameter

Notes:
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-187

Drawing No. C04-111
8-Lead Plastic Dual Flat No Lead Package (MF) 3x3x0.9 mm Body (DFN)

**TOP VIEW**

**BOTTOM VIEW**

---

<table>
<thead>
<tr>
<th>Units</th>
<th>INCHES</th>
<th>MILLIMETERS*</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Pins</td>
<td>n MIN</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>NOM .035</td>
<td>.80</td>
</tr>
<tr>
<td></td>
<td>MAX .039</td>
<td>.90</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.00</td>
</tr>
<tr>
<td>Pitch</td>
<td>P .026</td>
<td>.065 BSC</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A MIN .031</td>
<td>.80</td>
</tr>
<tr>
<td></td>
<td>NOM .035</td>
<td>.90</td>
</tr>
<tr>
<td></td>
<td>MAX .039</td>
<td>1.00</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1 MIN .000</td>
<td>.001</td>
</tr>
<tr>
<td></td>
<td>NOM .001</td>
<td>.002</td>
</tr>
<tr>
<td></td>
<td>MAX .002</td>
<td>.005</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>A3 MIN .008 REF.</td>
<td>0.20 REF.</td>
</tr>
<tr>
<td>Overall Length</td>
<td>E MIN .118 BSC</td>
<td>3.00 BSC</td>
</tr>
<tr>
<td>Exposed Pad Length</td>
<td>E2 MIN .055</td>
<td>.96</td>
</tr>
<tr>
<td></td>
<td>NOM .096</td>
<td>1.39</td>
</tr>
<tr>
<td></td>
<td>MAX .139</td>
<td>2.45</td>
</tr>
<tr>
<td>Exposed Pad Width</td>
<td>D2 MIN .047</td>
<td>.069</td>
</tr>
<tr>
<td></td>
<td>NOM .069</td>
<td>1.20</td>
</tr>
<tr>
<td></td>
<td>MAX .120</td>
<td>1.75</td>
</tr>
<tr>
<td>Lead Width</td>
<td>b MIN .007</td>
<td>.010</td>
</tr>
<tr>
<td></td>
<td>NOM .010</td>
<td>.015</td>
</tr>
<tr>
<td></td>
<td>MAX .015</td>
<td>.023</td>
</tr>
<tr>
<td></td>
<td></td>
<td>.026</td>
</tr>
<tr>
<td>Lead Length</td>
<td>L MIN .012</td>
<td>.019</td>
</tr>
<tr>
<td></td>
<td>NOM .019</td>
<td>.022</td>
</tr>
<tr>
<td></td>
<td>MAX .022</td>
<td>.030</td>
</tr>
<tr>
<td></td>
<td></td>
<td>.048</td>
</tr>
<tr>
<td></td>
<td></td>
<td>.055</td>
</tr>
</tbody>
</table>

*Controlling Parameter

Notes:
1. Package may have one or more exposed tie bars at ends.
2. Pin 1 visual index feature may vary, but must be located within the hatched area.
3. Dimensions D and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (.254mm) per side.
4. Exposed pad dimensions vary with paddle size.
5. JEDEC equivalent: Pending

Drawing No. C04-062
APPENDIX A: REVISION HISTORY

Revision B (January 2005)

The following is the list of modifications:

1. Correct the incorrect part number options shown on the Product Identification System page and change the “standard” output voltage and reset voltage combinations.
2. Added Appendix A: Revision History.

Revision A (September 2003)

Original data sheet release.
PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Device: TC1302A: Dual Output LDO with Single Shutdown input.
TC1302B: Dual Output LDO with Dual Shutdown Inputs.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>Type</th>
<th>VOUT1</th>
<th>VOUT2</th>
<th>Temp Range</th>
<th>Package</th>
<th>Tube or Tape &amp; Reel</th>
</tr>
</thead>
<tbody>
<tr>
<td>TC1302A</td>
<td>A/B</td>
<td>3.0</td>
<td>1.65</td>
<td>DT</td>
<td>MF</td>
<td>Blank</td>
</tr>
<tr>
<td>TC1302B</td>
<td>A/B</td>
<td>3.0</td>
<td>1.65</td>
<td>DT</td>
<td>MF</td>
<td>Blank</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.6</td>
<td>1.8</td>
<td>HP</td>
<td>UA</td>
<td>Blank</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.5</td>
<td>1.8</td>
<td>IP</td>
<td>UA</td>
<td>Blank</td>
</tr>
</tbody>
</table>

* Contact Factory for Alternate Output Voltage Configurations.

Temperature Range: V = -40°C to +125°C

Package: MF = Dual Flat, No Lead (3x3 mm body), 8-lead
UA = Plastic Micro Small Outline (MSOP), 8-lead

Examples:

a) TC1302ADTVMF: 3.0, 1.65, 8LD DFN pkg.

b) TC1302BDTVMF: 3.0, 1.65, 8LD DFN pkg.

c) TC1302BHPVMFTR: 2.6, 1.8, 8LD DFN pkg., Tape and Reel.

d) TC1302BIPVUA: 2.5, 1.8, 8LD MSOP pkg.
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

Microchip makes no representations or warranties of any kind, whether express or implied, written or oral, statutory or otherwise, related to the information, including but not limited to its condition, quality, performance, merchantability or fitness for purpose. Microchip disclaims all liability arising from this information and its use. Use of Microchip’s products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOG, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rFLAB, rPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2005, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.
## WORLDWIDE SALES AND SERVICE

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ  85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
http://support.microchip.com  
Web Address:  
www.microchip.com  

- **Atlanta**  
  Alpharetta, GA  
  Tel: 770-640-0034  
  Fax: 770-640-0307  

- **Boston**  
  Westford, MA  
  Tel: 978-692-3848  
  Fax: 978-692-3821  

- **Chicago**  
  Itasca, IL  
  Tel: 630-285-0071  
  Fax: 630-285-0075  

- **Dallas**  
  Addison, TX  
  Tel: 972-818-7423  
  Fax: 972-818-2924  

- **Detroit**  
  Farmington Hills, MI  
  Tel: 248-538-2250  
  Fax: 248-538-2260  

- **Kokomo**  
  Kokomo, IN  
  Tel: 765-864-8360  
  Fax: 765-864-8387  

- **Los Angeles**  
  Mission Viejo, CA  
  Tel: 949-462-9523  
  Fax: 949-462-9608  

- **San Jose**  
  Mountain View, CA  
  Tel: 650-215-1444  
  Fax: 650-961-0286  

- **Toronto**  
  Mississauga, Ontario, Canada  
  Tel: 905-673-0699  
  Fax: 905-673-6509  

### ASIA/PACIFIC

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755  

**China - Beijing**  
Tel: 86-10-8528-2100  
Fax: 86-10-8528-2104  

**China - Chengdu**  
Tel: 86-28-8676-6200  
Fax: 86-28-8676-6599  

**China - Fuzhou**  
Tel: 86-591-8750-3506  
Fax: 86-591-8750-3521  

**China - Hong Kong SAR**  
Tel: 852-2401-1200  
Fax: 852-2401-3431  

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066  

**China - Shenzhen**  
Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760  

**China - Shunde**  
Tel: 86-757-2839-5507  
Fax: 86-757-2839-5571  

**China - Qingdao**  
Tel: 86-532-502-7355  
Fax: 86-532-502-7205  

**India - Bangalore**  
Tel: 91-80-2229-9061  
Fax: 91-80-2229-9062  

**India - New Delhi**  
Tel: 91-11-5160-8631  
Fax: 91-11-5160-8632  

**Japan - Kanagawa**  
Tel: 81-45-471-6166  
Fax: 81-45-471-6122  

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or 82-2-558-5934  

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850  

**Taiwan - Kaohsiung**  
Tel: 886-7-536-4818  
Fax: 886-7-536-4803  

**Taiwan - Taipei**  
Tel: 886-2-2500-6610  
Fax: 886-2-2508-0102  

**Taiwan - Hsinchu**  
Tel: 886-3-572-9526  
Fax: 886-3-572-6459  

**EUROPE**

**Austria - Weis**  
Tel: 43-7242-2244-399  
Fax: 43-7242-2244-393  

**Denmark - Ballerup**  
Tel: 45-4450-2828  
Fax: 45-4485-2829  

**France - Massy**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-39-90-79  

**Germany - Ismaning**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44  

**Italy - Milan**  
Tel: 39-0931-742611  
Fax: 39-0931-466781  

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340  

**England - Berkshire**  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820  

10/20/04