Features

• Constant Current LED Driver
• Steps Input Voltage Up or Down
• Low Electromagnetic Interference (EMI)
• Variable Frequency Operation
• Internal 75V Linear Regulator
• Input and Output Current Sensing
• Input Current Limit
• Enable and Pulse-width Modulation (PWM) Dimming
• Ambient Temperature Rating of up to 125°C

Applications

• LED Lighting Applications

General Description

The AT9933 is a variable frequency PWM controller IC, designed to control an LED lamp driver using a low-noise boost-buck (Čuk) topology. It uses patent-pending Hysteretic Current-mode control to regulate both the input and the output currents. This enables superior input surge immunity without the necessity for complex loop compensation. Input current control enables current limiting during Startup, Input Undervoltage and Output Overload conditions. The AT9933 provides a low-frequency PWM dimming input that can accept an external control signal with a duty cycle of 0%–100% and a high dimming ratio.

This AT9933-based LED driver is ideal for LED lamps. The part is rated for up to 125°C ambient temperatures.

Package Type

See Table 2-1 for pin information.
Typical Application Circuit

![Circuit Diagram](image-url)
1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIN to GND</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>V</td>
<td>DC input voltage (Note 1 and Note 2)</td>
</tr>
<tr>
<td>VDD(MAX)</td>
<td>12</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>V</td>
<td>VDD = 7V–9V, IREF = 0, PWMD = 5V</td>
</tr>
</tbody>
</table>

† Notice: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

Electrical Specifications: Specifications are at TA = 25°C, VIN = Open and VDD = 7.5V unless otherwise noted.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>INPUT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input DC Supply Voltage Range</td>
<td>VINDC</td>
<td>Note 3</td>
<td>75</td>
<td>V</td>
<td>DC input voltage (Note 1 and Note 2)</td>
<td></td>
</tr>
<tr>
<td>Shutdown Mode Supply Current</td>
<td>IINSD</td>
<td>—</td>
<td>0.5</td>
<td>1</td>
<td>mA</td>
<td>PWMD connected to GND, VDD = 12V (Note 2)</td>
</tr>
<tr>
<td>INTERNAL REGULATOR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Internally Regulated Voltage</td>
<td>VDD</td>
<td>7</td>
<td>7.5</td>
<td>9</td>
<td>V</td>
<td>VDD = 8V–75V, IDD(EXT) = 0, 500 pF capacitor at GATE, PWMD = GND (Note 1)</td>
</tr>
<tr>
<td>VDD Undervoltage Lockout</td>
<td>UVLO</td>
<td>6.35</td>
<td>6.7</td>
<td>7.05</td>
<td>V</td>
<td>VDD rising (Note 1)</td>
</tr>
<tr>
<td>VDD Undervoltage Lock-out Hysteresis</td>
<td>∆UVLO</td>
<td>—</td>
<td>500</td>
<td>—</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>REFERENCE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>REF Pin Voltage 0°C &lt; TA &lt; +85°C</td>
<td>VREF</td>
<td>1.212</td>
<td>1.25</td>
<td>1.288</td>
<td>V</td>
<td>REF bypassed with a 0.1 µF capacitor to GND, IREF = 0, PWMD = 5V</td>
</tr>
<tr>
<td>REF Pin Voltage –40°C &lt; TA &lt; +125°C</td>
<td></td>
<td>1.187</td>
<td>1.25</td>
<td>1.312</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Line Regulation of Reference Voltage</td>
<td>VREFLINE</td>
<td>0</td>
<td>—</td>
<td>20</td>
<td>mV</td>
<td>REF bypassed with a 0.1 µF capacitor to GND, IREF = 0, VDD = 7V–9V, PWMD = 5V</td>
</tr>
<tr>
<td>Reference Output Current Range</td>
<td>IREF</td>
<td>–0.01</td>
<td>—</td>
<td>500</td>
<td>µA</td>
<td>REF bypassed with a 0.1 µF capacitor to GND, IREF = 0, VDD = 7V–9V, PWMD = 5V</td>
</tr>
<tr>
<td>Load Regulation of Reference Voltage</td>
<td>VREFLOAD</td>
<td>0</td>
<td>—</td>
<td>10</td>
<td>mV</td>
<td>REF bypassed with a 0.1 µF capacitor to GND, IREF = 0 µA–500 µA, PWMD = 5V</td>
</tr>
<tr>
<td>PWM DIMMING</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PWMD Input Low Voltage</td>
<td>VPWMD(LO)</td>
<td>—</td>
<td>—</td>
<td>0.8</td>
<td>V</td>
<td>VDD = 7V–9V (Note 1)</td>
</tr>
<tr>
<td>PWMD Input High Voltage</td>
<td>VPWMD(HI)</td>
<td>2</td>
<td>—</td>
<td>—</td>
<td>V</td>
<td>VDD = 7V–9V (Note 1)</td>
</tr>
</tbody>
</table>

Note 1: Specifications apply over the full operating ambient temperature range of –40°C < TA < +125°C.
2: Also limited by package power dissipation limit, whichever is lower
3: Depends on the current drawn by the part. See Section 4.0 “Application Information”
### Electrical Characteristics (Continued)

#### Electrical Specifications:
Specifications are at $T_A = 25^\circ C$, $V_{IN} =$ Open and $V_{DD} = 7.5V$ unless otherwise noted.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>PWMD Pull-down Resistance</td>
<td>$R_{PWMD}$</td>
<td>50</td>
<td>100</td>
<td>150</td>
<td>kΩ</td>
<td>$V_{PWMD} = 5V$</td>
</tr>
</tbody>
</table>

#### GATE DRIVER

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>GATE Short Circuit Current</td>
<td>$I_{SOURCE}$</td>
<td>0.165</td>
<td>—</td>
<td>—</td>
<td>A</td>
<td>$V_{GATE} = 0V$</td>
</tr>
<tr>
<td>GATE Sinking Current</td>
<td>$I_{SINK}$</td>
<td>0.165</td>
<td>—</td>
<td>—</td>
<td>A</td>
<td>$V_{GATE} = V_{DD}$</td>
</tr>
<tr>
<td>GATE Output Rise Time</td>
<td>$T_{RISE}$</td>
<td>—</td>
<td>30</td>
<td>50</td>
<td>ns</td>
<td>$C_{GATE} = 500$ pf</td>
</tr>
<tr>
<td>GATE Output Fall Time</td>
<td>$T_{FALL}$</td>
<td>—</td>
<td>30</td>
<td>50</td>
<td>ns</td>
<td>$C_{GATE} = 500$ pf</td>
</tr>
</tbody>
</table>

#### INPUT CURRENT SENSE COMPARATOR

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage required to turn on GATE</td>
<td>$V_{TURNON1}$</td>
<td>85</td>
<td>100</td>
<td>115</td>
<td>mV</td>
<td>$C_{S2} = 200$ mV, $C_{S1}$ increasing, GATE goes LOW to HIGH (Note 1)</td>
</tr>
<tr>
<td>Voltage required to turn off GATE</td>
<td>$V_{OFF1}$</td>
<td>–15</td>
<td>0</td>
<td>15</td>
<td>mV</td>
<td>$C_{S2} = 200$ mV, $C_{S1}$ decreasing, GATE goes HIGH to LOW (Note 1)</td>
</tr>
<tr>
<td>Delay to Output (Turn-on)</td>
<td>$T_{D1,ON}$</td>
<td>—</td>
<td>150</td>
<td>250</td>
<td>ns</td>
<td>$C_{S2} = 200$ mV, $C_{S1} = 50$ mV to +200 mV step</td>
</tr>
<tr>
<td>Delay to Output (Turn-off)</td>
<td>$T_{D1,OFF}$</td>
<td>—</td>
<td>150</td>
<td>250</td>
<td>ns</td>
<td>$C_{S2} = 200$ mV, $C_{S1} = 50$ mV to –100 mV step</td>
</tr>
</tbody>
</table>

#### OUTPUT CURRENT SENSE COMPARATOR

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage required to turn on GATE</td>
<td>$V_{TURNON2}$</td>
<td>85</td>
<td>100</td>
<td>115</td>
<td>mV</td>
<td>$C_{S1} = 200$ mV, $C_{S2}$ increasing, GATE goes LOW to HIGH (Note 1)</td>
</tr>
<tr>
<td>Voltage required to turn off GATE</td>
<td>$V_{OFF2}$</td>
<td>–15</td>
<td>0</td>
<td>15</td>
<td>mV</td>
<td>$C_{S1} = 200$ mV, $C_{S2}$ decreasing, GATE goes HIGH to LOW (Note 1)</td>
</tr>
<tr>
<td>Delay to Output (Turn-on)</td>
<td>$T_{D2,ON}$</td>
<td>—</td>
<td>150</td>
<td>250</td>
<td>ns</td>
<td>$C_{S1} = 200$ mV, $C_{S2} = 50$ mV to +200 mV step</td>
</tr>
<tr>
<td>Delay to Output (Turn-off)</td>
<td>$T_{D2,OFF}$</td>
<td>—</td>
<td>150</td>
<td>250</td>
<td>ns</td>
<td>$C_{S1} = 200$ mV, $C_{S2} = 50$ mV to –100 mV step</td>
</tr>
</tbody>
</table>

Note 1: Specifications apply over the full operating ambient temperature range of $-40^\circ C < T_A < +125^\circ C$.

2: Also limited by package power dissipation limit, whichever is lower

3: Depends on the current drawn by the part. See Section 4.0 “Application Information”

### Temperature Specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>TEMPERATURE RANGE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating Temperature</td>
<td>$T_A$</td>
<td>–40</td>
<td>—</td>
<td>+125</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>$T_J$</td>
<td>—</td>
<td>—</td>
<td>+150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>$T_S$</td>
<td>–65</td>
<td>—</td>
<td>+150</td>
<td>°C</td>
<td></td>
</tr>
</tbody>
</table>

#### PACKAGE THERMAL RESISTANCE

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Sym.</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>8-lead SOIC</td>
<td>$\theta_{JA}$</td>
<td>—</td>
<td>+101</td>
<td>—</td>
<td>°C/W</td>
<td>Note 1</td>
</tr>
</tbody>
</table>

Note 1: Mounted on a FR-4 board, 25 mm x 25 mm x 1.57 mm
2.0 PIN DESCRIPTION

The details on the pins of AT9933 are listed on Table 2-1. Refer to Package Type for the location of the pins.

TABLE 2-1: PIN FUNCTION TABLE

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Pin Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VIN</td>
<td>This pin is the input of an 8V–75V voltage regulator.</td>
</tr>
<tr>
<td>2</td>
<td>CS1</td>
<td>This pin is used to sense the input and output currents of the boost-buck converter. It is a non-inverting input of the internal comparator.</td>
</tr>
<tr>
<td>3</td>
<td>GND</td>
<td>This is the ground return for all the internal circuitry. This pin must be electrically connected to the ground of the power train.</td>
</tr>
<tr>
<td>4</td>
<td>GATE</td>
<td>This pin is the output gate driver for an external N-channel power Metal-oxide Semiconductor Field-effect Transistor (MOSFET).</td>
</tr>
<tr>
<td>5</td>
<td>PWMD</td>
<td>When this pin is left open or pulled to GND, the gate driver is disabled. Pulling the pin to a voltage greater than 2V will enable the gate driver output.</td>
</tr>
<tr>
<td>6</td>
<td>VDD</td>
<td>This is a power supply pin for all internal circuits. It must be bypassed to GND with a low-ESR capacitor greater than 0.1 µF.</td>
</tr>
<tr>
<td>7</td>
<td>CS2</td>
<td>This pin is used to sense the input and output currents of the boost-buck converter. It is a non-inverting input of the internal comparator.</td>
</tr>
<tr>
<td>8</td>
<td>REF</td>
<td>This pin provides accurate reference voltage. It must be bypassed with a 0.01 µF–0.1 µF capacitor to GND.</td>
</tr>
</tbody>
</table>
3.0 DETAILED DESCRIPTION

3.1 Power Topology

The AT9933 is optimized to drive a Continuous Conduction Mode (CCM) boost-buck DC/DC converter topology commonly referred to as Ćuk converter. (Refer to Typical Application Circuit.) This power converter topology offers numerous advantages useful for driving high-brightness light-emitting diodes (HB LED). These advantages include step-up or step-down voltage conversion ratio and low input and output current ripple. The output load is decoupled from the input voltage with a capacitor, making the driver inherently failure-safe for the output load.

The AT9933 offers a simple and effective control technique for a boost-buck LED driver. It uses two Hysteretic mode controllers—one for the input and one for the output. The outputs of these two hysteretic comparators are ANDed and used to drive the external FET. This control scheme gives accurate current control and constant output current in the presence of input voltage transients without the need for complicated loop design.

3.2 Input Voltage Regulator

The AT9933 can be powered directly from its VIN pin that can withstand a maximum voltage of up to 75V. When a voltage is applied to the VIN pin, the AT9933 seeks to regulate a constant 7.5V (typical) at the VDD pin. The regulator also has a built-in undervoltage lockout which shuts off the IC when the voltage at the VDD pin falls below the UVLO threshold.

The VDD pin must be bypassed by a low-ESR capacitor (≥0.1 μF) to provide a low-impedance path for the high frequency current of the output gate driver.

The input current drawn from the VIN pin is the sum of the 1 mA current drawn by the internal circuit and the current drawn by the gate driver, which in turn depends on the switching frequency and the gate charge of the external FET. Refer to Equation 3-1.

EQUATION 3-1:

\[ I_{IN} = 1mA + Q_G \times f_S \]

In the above equation, \( f_S \) is the switching frequency, and \( Q_G \) is the gate charge of the external FET which can be obtained from the data sheet of the FET.

3.3 Minimum Input Voltage at VIN Pin

The minimum input voltage at which the converter will start and stop depends on the minimum voltage drop required for the linear regulator. The internal linear regulator will control the voltage at the VDD pin when VIN is between 8V and 75V. However, when the VIN is less than 8V, the converter will still function as long as the VDD is greater than the undervoltage lockout. Thus, under certain conditions, the converter will be able to start at VIN voltages of less than 8V. The start/stop voltages at the VIN pin can be determined using the maximum voltage drop across the linear regulator as a function of the current drawn. The data for ambient temperatures 25°C and 125°C are shown in Figure 3-1 below:

EQUATION 3-2:

\[ V_{IN-START} = UVLO_{MAX} + V_{DROP1} \]
\[ = 6.95V + 0.5V \]
\[ = 7.45V \]

EQUATION 3-3:

\[ V_{IN-STOP} = UVLO_{MAX} - \Delta UVLO + V_{DROP} \]
\[ = 6.95V - 0.5V + 2.7V \]
\[ = 9.15V \]

Note: Since the gate driver draws too much current in this situation, \( V_{IN-START} \) is less than \( V_{IN-STOP} \). The control IC will oscillate between on and off if the input voltage is between the start and stop voltages. In these circumstances, it is recommended that the input voltage be kept higher than \( V_{IN-STOP} \). The IC will operate normally if the input voltage is kept higher than 9.2V.
In case of input transients that reduce the input voltage below 8V (e.g. Cold Crank condition in an automotive system), the $V_{IN}$ pin of the AT9933 can be connected to the MOSFET drain through a switching diode using a small (1 nF) capacitor between $V_{IN}$ and GND as long as the drain voltage does not exceed 75V. Since the drain of the FET is at a voltage equal to the sum of the input and output voltages, the IC will still be operational when the input goes below 8V. Therefore, a larger capacitor is needed at the $V_{DD}$ pin to supply power to the IC when the MOSFET is switched on.

In this case, $V_{DD\text{ UVLO}}$ cannot be relied upon to turn off the IC at low input voltages when input current levels can get too large. In such cases, the input current limit must be chosen to ensure that the input current is set to a safe level.

### 3.4 Reference

An internally trimmed voltage reference of 1.25V is provided at the REF pin. The reference can supply a maximum output current of 500 µA to drive external resistor dividers.

This reference can be used to set the current thresholds of the two comparators as shown in the Typical Application Circuit section.

### 3.5 Current Comparators

The AT9933 features two identical comparators with a built-in 100 mV hysteresis. When the GATE is low, the inverting terminal is connected to 100 mV, but when the GATE is high, it is connected to GND. One comparator is used for the input current control and the other for the output current control.

The input side hysteretic controller is in operation during Start-up, Overload and Input Undervoltage conditions. This ensures that the input current never exceeds the designed value. During normal operation, the input current is less than the programmed current. Therefore, the output of the input side comparator will be high. The output of the AND gate will then be dictated by the output current controller.

The output side hysteretic comparator controls the external MOSFET during Steady state operation of the circuit. This comparator turns the MOSFET on and off based on the LED current.

### 3.6 PWM Dimming

PWM Dimming can be achieved by applying a TTL-compatible square wave signal to the PWM pin. When the PWMD pin is pulled high, the gate driver is enabled and the circuit operates normally. When the PWMD pin is left open or connected to GND, the gate driver is disabled and the external MOSFET turns off. The signal at the PWMD pin inhibits the driver only and the IC need not go through the entire start-up cycle each time, ensuring a quick response time for the output current. The recommended PWM dimming frequency range is from 100 Hz to a few kilohertz.

The flying capacitor in the Ćuk converter (C1) is initially charged to the input voltage $V_{DC}$ (through diodes $D_1$ and $D_2$). When the circuit is turned on and reaches Steady state, the voltage across C1 will be $V_{DC}+VO$. In the absence of diode $D_2$, when the circuit is turned off, capacitor C1 will discharge through the LEDs and the input voltage source $V_{DC}$. Thus, during PWM dimming, if capacitor C1 has to be charged and discharged each cycle, the transient response of the circuit will be limited. By adding diode $D_2$, the voltage across capacitor C1 is held at $V_{DC}+VO$ even when the circuit is turned off, enabling the circuit to return quickly to its Steady state (and bypassing the start-up stage) upon being enabled.
4.0 APPLICATION INFORMATION

4.1 Overvoltage Protection

Overvoltage protection can be added by splitting the output side resistor $R_{S2}$ into two components and adding a Zener diode $D_3$. (Refer to Figure 4-1 below.) When there is an Open LED condition, the diode $D_3$ will clamp the output voltage and the Zener diode current will be regulated by the sum of $R_{S2A}$ and $R_{CS2}$.

4.2 Damping Circuit

The Ćuk converter is inherently unstable when the output current is being controlled. An uncontrolled input current will lead to an undamped oscillation between $L_1$ and $C_1$, causing excessively high voltages across capacitor $C_1$. To prevent these oscillations, a damping circuit consisting of $R_D$ and $C_D$ is applied across the capacitor $C_1$. This damping circuit will stabilize the circuit and help in the proper operation of the converter.

4.3 Design and Operation of the Boost-buck Converter

For details on the design for a boost-buck converter using the AT9933 and the calculation of the damping components, refer to Application Notes AN-H51 and AN-H58.

4.4 Design Example

The choice of the resistor dividers to set the input and output current levels is illustrated by means of the design example given below.

The parameters of the power circuit are:

$V_{IN,MIN} = 9.01\, V$

$V_{IN,MAX} = 16\, V$

$V_O = 28\, V$

$I_O = 0.35\, A$

$f_{S,MIN} = 300kHz$

Using these parameters, the values of the power stage inductors and capacitor can be computed. (See figures below.) Refer to Application Note AN-H51 for more details.

$L_1 = 82\mu H$

$L_2 = 150\mu H$

$C_1 = 0.22\mu F$

The input and output currents for this design are:

$I_{IN,MAX} = 1.6A$

$\Delta I_{IN} = 0.21A$

$I_O = 350mA$

$\Delta I_O = 87.5mA$

![FIGURE 4-1: Design Example Circuit.](image)
4.5 Current Limits

The current sense resistor $R_{CS2}$, combined with the other resistors $R_{S2}$ and $R_{REF2}$, determines the output current limits.

The resistors can be chosen using Equation 4-1 and Equation 4-2.

**EQUATION 4-1:**

$$I \times R_{CS} = 1.2V \times \left( \frac{R_S}{R_{REF}} \right) - 0.05V$$

Where $I$ is the current (either $I_O$ or $I_{IN}$) and $\Delta I$ is the peak-to-peak ripple in the current (either $\Delta I_O$ or $\Delta I_{IN}$).

**EQUATION 4-2:**

$$\Delta I \times R_{CS} = 0.1V \times \left( \frac{R_S}{R_{REF}} \right) + 0.1V$$

Where $I$ is the current (either $I_O$ or $I_{IN}$) and $\Delta I$ is the peak-to-peak ripple in the current (either $\Delta I_O$ or $\Delta I_{IN}$).

For the input side, the current level used in the equations should be larger than the maximum input current, so that it does not interfere with the normal operation of the circuit. The peak input current can be computed as shown in Equation 4-3.

**EQUATION 4-3:**

$$I_{IN,PK} = I_{IN,MAX} + \left( \frac{\Delta I_{IN}}{2} \right) = 1.706A$$

Assuming a 30% peak-to-peak ripple when the converter is in Input Current Limit mode, the minimum value of the input current is calculated as seen in Equation 4-4.

**EQUATION 4-4:**

$$I_{LIM,MIN} = 0.85 \times I_{IN,LIM}$$

Setting

$$I_{LIM,MIN} = 1.05 \times I_{IN,PK}$$

The current level to limit the converter can then be computed. See equation **Equation 4-5.**

**EQUATION 4-5:**

$$I_{IN,LIM} = \left( \frac{1.05}{0.85} \right) \times I_{IN,PK} = 2.1A$$

Using $I_O = 350$ mA and $\Delta I_O = 87.5$ mA in **Equation 4-1** and **Equation 4-2**, $R_{CS2} = 1.78\Omega$ and $R_{S2}/R_{REF2} = 0.5625$.

Before the design of the output side is complete, overvoltage protection has to be included in the design. For this application, choose a 33V Zener diode. This is the voltage at which the output will clamp in case of an Open LED condition. For a 350 mW diode, the maximum current rating at 33V works out to about 10 mA. Using a 2.5 mA current level during Open LED conditions, and assuming the same $R_{S2}/R_{REF2}$ ratio, the Zener current limiting resistor can be determined as illustrated in **Equation 4-6.**

**EQUATION 4-6:**

$$R_{CS} + R_{S2A} = 120\Omega$$

Choose the following values for the resistors:

- $R_{CS2} = 1.65\Omega$, 1/4W, 1%
- $R_{REF2} = 10\ k\Omega$, 1/8W, 1%
- $R_{S2A} = 100\Omega$, 1/8W, 1%
- $R_{S2B} = 5.23\ k\Omega$, 1/8W, 1%

The current sense resistor needs to be at least a 1/4W, 1% resistor.

Similarly, using $I_{IN} = 2.1A$ and $\Delta I_{IN} = 0.3 \times I_{IN} = 0.63$ in **Equation 4-1** and **Equation 4-2**, the following values can be determined:

- $R_{S1}$
- $R_{REF1} = 0.442$
- $R_{CS1} = 0.228\Omega$
- $P_{RCS1} = I_{IN,LIM}^2 \times R_{CS1} = 1W$

Choose the following values for the resistors:

- $R_{CS1} = \text{parallel combination of three 0.68} \ \Omega, 1/2W, 5\%$ resistors
- $R_{REF1} = 10\ k\Omega$, 1/8W, 1%
- $R_{S1} = 4.42\ k\Omega$, 1/8W, 1%
5.0 PACKAGING INFORMATION

5.1 Package Marking Information

Legend:

XX...X Product Code or Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week ‘01’)
NNN Alphanumeric traceability code
Pb-free JEDEC® designator for Matte Tin (Sn)
* This package is Pb-free. The Pb-free JEDEC designator (E3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for product code or customer-specific information. Package may or not include the corporate logo.
8-Lead SOIC (Narrow Body) Package Outline (LG/TG)
4.90x3.90mm body, 1.75mm height (max), 1.27mm pitch

Note: For the most current package drawings, see the Microchip Packaging Specification at www.microchip.com/packaging.

Note:
1. This chamfer feature is optional. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier, an embedded metal marker, or a printed indicator.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>A</th>
<th>A1</th>
<th>A2</th>
<th>b</th>
<th>D</th>
<th>E</th>
<th>E1</th>
<th>e</th>
<th>h</th>
<th>L</th>
<th>L1</th>
<th>L2</th>
<th>e</th>
<th>θ1</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIN</td>
<td>1.35*</td>
<td>0.10</td>
<td>1.25</td>
<td>0.31</td>
<td>4.80*</td>
<td>5.80*</td>
<td>3.80*</td>
<td>0.25</td>
<td>0.40</td>
<td>-</td>
<td>-</td>
<td>1.04 REF</td>
<td>-</td>
<td>0°</td>
</tr>
<tr>
<td>NOM</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>4.90</td>
<td>6.00</td>
<td>3.90</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>MAX</td>
<td>1.75</td>
<td>0.25</td>
<td>1.65*</td>
<td>0.51</td>
<td>5.00*</td>
<td>6.20*</td>
<td>4.00*</td>
<td>0.50</td>
<td>1.27</td>
<td>-</td>
<td>-</td>
<td>0.25 BSC</td>
<td>-</td>
<td>8°</td>
</tr>
</tbody>
</table>

* This dimension is not specified in the JEDEC drawing.
Drawings are not to scale.
APPENDIX A: REVISION HISTORY

Revision A (October 2016)

- Converted Supertex Doc# DSFP-AT9933 to Microchip DS20005597A
- Changed the quantity of the 8-lead SOIC package from 3000/Reel to 3300/Reel
- Made minor text changes throughout the document
### AT9933

#### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>XX</th>
<th>Package Options</th>
<th>Environmental</th>
<th>Media Type</th>
<th>Example:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device: AT9933</td>
<td>=</td>
<td>Hysteretic Boost-Buck (Čuk) LED Driver IC</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Package: LG</td>
<td>=</td>
<td>8-lead SOIC</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Environmental: G</td>
<td>=</td>
<td>Lead (Pb)-free/RoHS-compliant Package</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Media Type: (blank)</td>
<td>=</td>
<td>3300/Reel for an LG Package</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Example:

a) AT9933LG-G: Hysteretic Boost-buck (Čuk) LED Driver IC, 8-lead SOIC Package, 3300/Reel
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Trademarks
The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCcheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UART are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KeeLoq® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

© 2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.
ISBN: 978-1-5224-0995-3