MCP4802/4812/4822

8/10/12-Bit Dual Voltage Output Digital-to-Analog Converter with Internal V\textsubscript{REF} and SPI Interface

Features

- MCP4802: Dual 8-Bit Voltage Output DAC
- MCP4812: Dual 10-Bit Voltage Output DAC
- MCP4822: Dual 12-Bit Voltage Output DAC
- Rail-to-Rail Output
- SPI Interface with 20 MHz Clock Support
- Simultaneous Latching of the Dual DACs with LDAC pin
- Fast Settling Time of 4.5 µs
- Selectable Unity or 2x Gain Output
- 2.048V Internal Voltage Reference
- 50 ppm/°C V\textsubscript{REF} Temperature Coefficient
- 2.7V to 5.5V Single-Supply Operation
- Extended Temperature Range: -40°C to +125°C

Applications

- Set Point or Offset Trimming
- Sensor Calibration
- Precision Selectable Voltage Reference
- Portable Instrumentation (Battery-Powered)
- Calibration of Optical Communication Devices

Description

The MCP4802/4812/4822 devices are dual 8-bit, 10-bit and 12-bit buffered voltage output Digital-to-Analog Converters (DACs), respectively. The devices operate from a single 2.7V to 5.5V supply with SPI compatible Serial Peripheral Interface.

The devices have a high precision internal voltage reference (V\textsubscript{REF} = 2.048V). The user can configure the full-scale range of the device to be 2.048V or 4.096V by setting the Gain Selection Option bit (gain of 1 or 2).

Each DAC channel can be operated in Active or Shutdown mode individually by setting the Configuration register bits. In Shutdown mode, most of the internal circuits in the shutdown channel are turned off for power savings and the output amplifier is configured to present a known high resistance output load (500 kΩ, typical).

The devices include double-buffered registers, allowing synchronous updates of two DAC outputs using the LDAC pin. These devices also incorporate a Power-on Reset (POR) circuit to ensure reliable power-up.

The devices utilize a resistive string architecture, with its inherent advantages of low DNL error, low ratio metric temperature coefficient and fast settling time. These devices are specified over the extended temperature range (+125°C).

The devices provide high accuracy and low noise performance for consumer and industrial applications where calibration or compensation of signals (such as temperature, pressure and humidity) are required.

The MCP4802/4812/4822 devices are available in the PDIP, SOIC and MSOP packages.

Related Products(1)

<table>
<thead>
<tr>
<th>P/N</th>
<th>DAC Resolution</th>
<th>No. of Channels</th>
<th>Voltage Reference (V\textsubscript{REF})</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCP4801</td>
<td>8</td>
<td>1</td>
<td>Internal (2.048V)</td>
</tr>
<tr>
<td>MCP4811</td>
<td>10</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MCP4821</td>
<td>12</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MCP4802</td>
<td>8</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>MCP4812</td>
<td>10</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>MCP4822</td>
<td>12</td>
<td>2</td>
<td>External</td>
</tr>
<tr>
<td>MCP4901</td>
<td>8</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MCP4911</td>
<td>10</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MCP4921</td>
<td>12</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MCP4902</td>
<td>8</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>MCP4912</td>
<td>10</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>MCP4922</td>
<td>12</td>
<td>2</td>
<td></td>
</tr>
</tbody>
</table>

Note 1: The products listed here have similar AC/DC performances.

Package Types

- 8-Pin PDIP, SOIC, MSOP
- MCP4802: 8-bit dual DAC
- MCP4812: 10-bit dual DAC
- MCP4822: 12-bit dual DAC

© 2010-2015 Microchip Technology Inc. DS20002249B-page 1
1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{DD}$</td>
<td>2.7</td>
<td>—</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>$I_{DD}$</td>
<td>—</td>
<td>415</td>
<td>750</td>
<td>$\mu A$</td>
</tr>
<tr>
<td>$I_{SHDN_SW}$</td>
<td>—</td>
<td>3.3</td>
<td>6</td>
<td>$\mu A$</td>
</tr>
<tr>
<td>$V_{POR}$</td>
<td>—</td>
<td>2.0</td>
<td>—</td>
<td>V</td>
</tr>
</tbody>
</table>

† Notice: Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

**Electrical Specifications:** Unless otherwise indicated, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$. Output Buffer Gain ($G$) = 2x, $R_L = 5 k\Omega$ to GND, $C_L = 100 \mu F$, $T_A = -40$ to +85°C. Typical values are at +25°C.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Requirements</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Voltage $V_{DD}$</td>
<td>2.7</td>
<td>—</td>
<td>5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Input Current $I_{DD}$</td>
<td>—</td>
<td>415</td>
<td>750</td>
<td>$\mu A$</td>
<td></td>
</tr>
<tr>
<td>Software Shutdown Current $I_{SHDN_SW}$</td>
<td>—</td>
<td>3.3</td>
<td>6</td>
<td>$\mu A$</td>
<td></td>
</tr>
<tr>
<td>Power-on Reset Threshold $V_{POR}$</td>
<td>—</td>
<td>2.0</td>
<td>—</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

**DC Accuracy**

**MCP4802**

<table>
<thead>
<tr>
<th>Resolution</th>
<th>n</th>
<th>8</th>
<th>—</th>
<th>—</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>INL Error</td>
<td>INL</td>
<td>-1</td>
<td>±0.125</td>
<td>1</td>
<td>LSb</td>
</tr>
<tr>
<td>DNL</td>
<td>DNL</td>
<td>-0.5</td>
<td>±0.1</td>
<td>+0.5</td>
<td>LSb</td>
</tr>
</tbody>
</table>

**MCP4812**

<table>
<thead>
<tr>
<th>Resolution</th>
<th>n</th>
<th>10</th>
<th>—</th>
<th>—</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>INL Error</td>
<td>INL</td>
<td>-3.5</td>
<td>±0.5</td>
<td>3.5</td>
<td>LSb</td>
</tr>
<tr>
<td>DNL</td>
<td>DNL</td>
<td>-0.5</td>
<td>±0.1</td>
<td>+0.5</td>
<td>LSb</td>
</tr>
</tbody>
</table>

**MCP4822**

<table>
<thead>
<tr>
<th>Resolution</th>
<th>n</th>
<th>12</th>
<th>—</th>
<th>—</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>INL Error</td>
<td>INL</td>
<td>-12</td>
<td>±2</td>
<td>12</td>
<td>LSb</td>
</tr>
<tr>
<td>DNL</td>
<td>DNL</td>
<td>-0.75</td>
<td>±0.2</td>
<td>+0.75</td>
<td>LSb</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Offset Error</th>
<th>$V_{OS}$</th>
<th>-1</th>
<th>±0.02</th>
<th>1</th>
<th>% of FSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Offset Error Temperature Coefficient</td>
<td>$V_{OS}/^\circ C$</td>
<td>—</td>
<td>0.16</td>
<td>—</td>
<td>ppm/$^\circ C$</td>
</tr>
<tr>
<td>Gain Error</td>
<td>$g_E$</td>
<td>-2</td>
<td>-0.10</td>
<td>2</td>
<td>% of FSR</td>
</tr>
</tbody>
</table>

Gain Error Temperature Coefficient

| $\Delta G/^\circ C$ | -3 | — | ppm/$^\circ C$ |

**Note 1:** Guaranteed monotonic by design over all codes.

**Note 2:** This parameter is ensured by design, and not 100% tested.
## MCP4802/4812/4822

### ELECTRICAL CHARACTERISTICS (CONTINUED)

**Internal Voltage Reference (VREF)**

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Internal Reference Voltage VREF</td>
<td>VREF</td>
<td>2.008</td>
<td>2.048</td>
<td>2.088</td>
<td>V</td>
<td>VOUTA when G = 1x and Code = 0xFFFh</td>
</tr>
<tr>
<td>Temperature Coefficient (Note 2)</td>
<td>ΔVREF/°C</td>
<td>—</td>
<td>125</td>
<td>325</td>
<td>ppm/°C</td>
<td>-40°C to 0°C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>—</td>
<td>0.25</td>
<td>0.65</td>
<td>LSb/°C</td>
<td>-40°C to 0°C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>—</td>
<td>45</td>
<td>160</td>
<td>ppm/°C</td>
<td>0°C to +85°C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>—</td>
<td>0.09</td>
<td>0.32</td>
<td>LSb/°C</td>
<td>0°C to +85°C</td>
</tr>
<tr>
<td>Output Noise (VREF Noise) E_NREF</td>
<td>—</td>
<td>290</td>
<td>—</td>
<td>—</td>
<td>µV_p-p</td>
<td>Code = 0xFFFh, G = 1x</td>
</tr>
<tr>
<td>Output Noise Density e_NREF (1 kHz)</td>
<td>—</td>
<td>1.2</td>
<td>—</td>
<td>—</td>
<td>µV/√Hz</td>
<td>Code = 0xFFFh, G = 1x</td>
</tr>
<tr>
<td>1/f Corner Frequency f_CORNER</td>
<td>—</td>
<td>400</td>
<td>—</td>
<td>—</td>
<td>Hz</td>
<td></td>
</tr>
</tbody>
</table>

### Output Amplifier

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output Swing VOUT</td>
<td>—</td>
<td>0.01</td>
<td>—</td>
<td>0.04</td>
<td>V</td>
<td>Accuracy is better than 1 LSb for VOUT = 10 mV to (VDD–40 mV)</td>
</tr>
<tr>
<td>Phase Margin PM</td>
<td>—</td>
<td>66</td>
<td>—</td>
<td>—</td>
<td>Degree (°)</td>
<td>C_L= 400 pF, R_L = ∞</td>
</tr>
<tr>
<td>Slew Rate SR</td>
<td>—</td>
<td>0.55</td>
<td>—</td>
<td>—</td>
<td>V/µs</td>
<td></td>
</tr>
<tr>
<td>Short Circuit Current I_SC</td>
<td>—</td>
<td>15</td>
<td>24</td>
<td>—</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Settling Time t_SETTLING</td>
<td>—</td>
<td>4.5</td>
<td>—</td>
<td>—</td>
<td>µs</td>
<td>Within 1/2 LSb of final value from 1/4 to 3/4 full-scale range</td>
</tr>
</tbody>
</table>

### Dynamic Performance (Note 2)

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>DAC-to-DAC Crosstalk</td>
<td>—</td>
<td>&lt;10</td>
<td>—</td>
<td>—</td>
<td>nV-s</td>
<td></td>
</tr>
<tr>
<td>Major Code Transition Glitch</td>
<td>—</td>
<td>45</td>
<td>—</td>
<td>—</td>
<td>nV-s</td>
<td>1 LSb change around major carry (0111...1111 to 1000...0000)</td>
</tr>
<tr>
<td>Digital Feedthrough</td>
<td>—</td>
<td>&lt;10</td>
<td>—</td>
<td>—</td>
<td>nV-s</td>
<td></td>
</tr>
<tr>
<td>Analog Crosstalk</td>
<td>—</td>
<td>&lt;10</td>
<td>—</td>
<td>—</td>
<td>nV-s</td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:** Guaranteed monotonic by design over all codes.

**Note 2:** This parameter is ensured by design, and not 100% tested.
# MCP4802/4812/4822

## ELECTRICAL CHARACTERISTIC WITH EXTENDED TEMPERATURE

**Electrical Specifications:** Unless otherwise indicated, \( V_{DD} = 5V, V_{SS} = 0V, V_{REF} = 2.048V, \) Output Buffer Gain (G) = 2x, \( R_L = 5 \, k\Omega \) to GND, \( C_L = 100 \, \mu F. \) Typical values are at +125°C by characterization or simulation.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Power Requirements</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Voltage</td>
<td>( V_{DD} )</td>
<td>2.7</td>
<td>—</td>
<td>5.5</td>
<td>V</td>
<td>All digital inputs are grounded, all analog outputs (( V_{OUT} )) are un unloaded. Code = 0x000h.</td>
</tr>
<tr>
<td>Input Current</td>
<td>( I_{DD} )</td>
<td>—</td>
<td>440</td>
<td>—</td>
<td>( \mu A )</td>
<td></td>
</tr>
<tr>
<td>Software Shutdown Current</td>
<td>( I_{SHDN _ SW} )</td>
<td>—</td>
<td>5</td>
<td>—</td>
<td>( \mu A )</td>
<td></td>
</tr>
<tr>
<td>Power-On Reset threshold</td>
<td>( V_{POR} )</td>
<td>—</td>
<td>1.85</td>
<td>—</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

### DC Accuracy

#### MCP4802

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resolution</td>
<td>( n )</td>
<td>8</td>
<td>—</td>
<td>—</td>
<td>Bits</td>
<td>Note 1</td>
</tr>
<tr>
<td>INL Error</td>
<td>INL</td>
<td>—</td>
<td>±0.25</td>
<td>—</td>
<td>LSb</td>
<td></td>
</tr>
<tr>
<td>DNL</td>
<td>DNL</td>
<td>—</td>
<td>±0.2</td>
<td>—</td>
<td>LSb</td>
<td></td>
</tr>
</tbody>
</table>

#### MCP4812

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resolution</td>
<td>( n )</td>
<td>10</td>
<td>—</td>
<td>—</td>
<td>Bits</td>
<td></td>
</tr>
<tr>
<td>INL Error</td>
<td>INL</td>
<td>—</td>
<td>±1</td>
<td>—</td>
<td>LSb</td>
<td></td>
</tr>
<tr>
<td>DNL</td>
<td>DNL</td>
<td>—</td>
<td>±0.2</td>
<td>—</td>
<td>LSb</td>
<td></td>
</tr>
</tbody>
</table>

#### MCP4822

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resolution</td>
<td>( n )</td>
<td>12</td>
<td>—</td>
<td>—</td>
<td>Bits</td>
<td></td>
</tr>
<tr>
<td>INL Error</td>
<td>INL</td>
<td>—</td>
<td>±4</td>
<td>—</td>
<td>LSb</td>
<td></td>
</tr>
<tr>
<td>DNL</td>
<td>DNL</td>
<td>—</td>
<td>±0.25</td>
<td>—</td>
<td>LSb</td>
<td></td>
</tr>
</tbody>
</table>

| Offset Error | \( V_{OS} \) | —   | ±0.02| —   | % of FSR Code = 0x000h |
| Offset Error Temperature Coefficient | \( V_{OS}/°C \) | —   | -5  | —   | ppm/°C +25°C to +125°C |
| Gain Error  | \( g_E \) | —   | -0.10| —   | % of FSR Code = 0xFFFFh, not including offset error |
| Gain Error Temperature Coefficient | \( \Delta G/°C \) | —   | -3  | —   | ppm/°C |

### Internal Voltage Reference (\( V_{REF} \))

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Internal Reference Voltage</td>
<td>( V_{REF} )</td>
<td>—</td>
<td>2.048</td>
<td>—</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Temperature Coefficient (Note 2)</td>
<td>( \Delta V_{REF}/°C )</td>
<td>—</td>
<td>125</td>
<td>—</td>
<td>ppm/°C -40°C to 0°C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>—</td>
<td>0.25</td>
<td>—</td>
<td>LSb/°C -40°C to 0°C</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>—</td>
<td>45</td>
<td>—</td>
<td>ppm/°C 0°C to +85°C</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>—</td>
<td>0.09</td>
<td>—</td>
<td>LSb/°C 0°C to +85°C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Noise (( V_{REF} ) Noise)</td>
<td>( E_{NREF} ) (0.1 – 10 Hz)</td>
<td>—</td>
<td>290</td>
<td>—</td>
<td>( \mu V_{pp} ) Code = 0xFFFFh, ( G = 1x )</td>
<td></td>
</tr>
<tr>
<td>Output Noise Density</td>
<td>( e_{NREF} ) (1 kHz)</td>
<td>—</td>
<td>1.2</td>
<td>—</td>
<td>( \mu V_{/Hz} ) Code = 0xFFFFh, ( G = 1x )</td>
<td></td>
</tr>
<tr>
<td></td>
<td>( e_{NREF} ) (10 kHz)</td>
<td>—</td>
<td>1.0</td>
<td>—</td>
<td>( \mu V_{/Hz} ) Code = 0xFFFFh, ( G = 1x )</td>
<td></td>
</tr>
<tr>
<td>1/f Corner Frequency</td>
<td>( f_{CORNER} )</td>
<td>—</td>
<td>400</td>
<td>—</td>
<td>Hz</td>
<td></td>
</tr>
</tbody>
</table>

### Notes:

1. Guaranteed monotonic by design over all codes.
2. This parameter is ensured by design, and not 100% tested.
**ELECTRICAL CHARACTERISTIC WITH EXTENDED TEMPERATURE (CONTINUED)**

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output Amplifier</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Swing</td>
<td>V_OUT</td>
<td>—</td>
<td>0.01</td>
<td>—</td>
<td>V</td>
<td>Accuracy is better than 1 LSb for V_OUT = 10 mV to (V_DD – 40 mV)</td>
</tr>
<tr>
<td>Phase Margin</td>
<td>PM</td>
<td>—</td>
<td>66</td>
<td>—</td>
<td>Degree (°) C_L = 400 pF, R_L = ∞</td>
<td></td>
</tr>
<tr>
<td>Slew Rate</td>
<td>SR</td>
<td>—</td>
<td>0.55</td>
<td>—</td>
<td>V/µs</td>
<td></td>
</tr>
<tr>
<td>Short Circuit Current</td>
<td>I_SC</td>
<td>—</td>
<td>17</td>
<td>—</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Settling Time</td>
<td>t_SETTLING</td>
<td>—</td>
<td>4.5</td>
<td>—</td>
<td>µs</td>
<td>Within 1/2 LSb of final value from 1/4 to 3/4 full-scale range</td>
</tr>
</tbody>
</table>

**Dynamic Performance (Note 2)**

- DAC-to-DAC Crosstalk: — <10 — nV-s
- Major Code Transition Glitch: — 45 — nV-s
- Digital Feedthrough: — <10 — nV-s
- Analog Crosstalk: — <10 — nV-s

**AC CHARACTERISTICS (SPI TIMING SPECIFICATIONS)**

**Electrical Specifications:** Unless otherwise indicated, V_DD = 2.7V – 5.5V, T_A = -40 to +125°C. Typical values are at +25°C.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Schmitt Trigger High-Level Input Voltage (All digital input pins)</td>
<td>V_IH</td>
<td>0.7</td>
<td>V_DD</td>
<td>—</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Schmitt Trigger Low-Level Input Voltage (All digital input pins)</td>
<td>V_IL</td>
<td>—</td>
<td>—</td>
<td>0.2 V_DD</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Hysteresis of Schmitt Trigger Inputs</td>
<td>V_HYS</td>
<td>—</td>
<td>—</td>
<td>0.05 V_DD</td>
<td>—</td>
<td>V</td>
</tr>
<tr>
<td>Input Leakage Current</td>
<td>I_LEAKAGE</td>
<td>-1</td>
<td>—</td>
<td>1</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>Digital Pin Capacitance (All inputs/outputs)</td>
<td>C_IN, C_OUT</td>
<td>—</td>
<td>10</td>
<td>—</td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Clock Frequency</td>
<td>f_CLK</td>
<td>—</td>
<td>—</td>
<td>20</td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>Clock High Time</td>
<td>t_HI</td>
<td>15</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>Note 1</td>
</tr>
<tr>
<td>Clock Low Time</td>
<td>t_LO</td>
<td>15</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>Note 1</td>
</tr>
<tr>
<td>CS Fall to First Rising CLK Edge</td>
<td>t_CSSR</td>
<td>40</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>Applies only when CS falls with CLK high. (Note 1)</td>
</tr>
<tr>
<td>Data Input Setup Time</td>
<td>t_SU</td>
<td>15</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>Note 1</td>
</tr>
<tr>
<td>Data Input Hold Time</td>
<td>t_ID</td>
<td>10</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>Note 1</td>
</tr>
<tr>
<td>SCK Rise to CS Rise Hold Time</td>
<td>t_CHS</td>
<td>15</td>
<td>—</td>
<td>—</td>
<td>ns</td>
<td>Note 1</td>
</tr>
</tbody>
</table>

**Note 1:** Guaranteed monotonic by design over all codes.
**Note 2:** This parameter is ensured by design, and not 100% tested.
FIGURE 1-1: SPI Input Timing Data.

TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $V_{DD} = 2.7V - 5.5V$, $T_A = -40$ to $+125$°C.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sym</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Specified Temperature Range</td>
<td>$T_A$</td>
<td>-40</td>
<td>—</td>
<td>—</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Operating Temperature Range</td>
<td>$T_A$</td>
<td>-40</td>
<td>—</td>
<td>+125</td>
<td>°C</td>
<td>Note 1</td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>$T_A$</td>
<td>-65</td>
<td>—</td>
<td>—</td>
<td>°C</td>
<td></td>
</tr>
</tbody>
</table>

| Thermal Package Resistances    | $\theta_JA$ | —   | 211 | —   | °C/W |
| Thermal Resistance, 8L-MSOP    | $\theta_JA$ | —   | 90  | —   | °C/W |
| Thermal Resistance, 8L-PDIP    | $\theta_JA$ | —   | 90  | —   | °C/W |
| Thermal Resistance, 8L-SOIC    | $\theta_JA$ | —   | 150 | —   | °C/W |

Note 1: The MCP4802/4812/4822 devices operate over this extended temperature range, but with reduced performance. Operation in this range must not cause $T_J$ to exceed the maximum junction temperature of $+150$°C.
2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $T_A = +25^\circ$C, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, Gain = 2x, $R_L = 5$ k$\Omega$, $C_L = 100$ pF.

FIGURE 2-1: DNL vs. Code (MCP4822).

FIGURE 2-2: DNL vs. Code and Temperature (MCP4822).

FIGURE 2-3: Absolute DNL vs. Temperature (MCP4822).

FIGURE 2-4: INL vs. Code and Temperature (MCP4822).

FIGURE 2-5: Absolute INL vs. Temperature (MCP4822).

FIGURE 2-6: INL vs. Code (MCP4822).

Note: Single device graph for illustration of 64 code effect.
Note: Unless otherwise indicated, $T_A = +25^\circ C$, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, Gain = 2x, $R_L = 5 \, k\Omega$, $C_L = 100 \, pF$. 

**FIGURE 2-7:** DNL vs. Code and Temperature (MCP4812).

**FIGURE 2-8:** INL vs. Code and Temperature (MCP4812).

**FIGURE 2-9:** DNL vs. Code and Temperature (MCP4802).

**FIGURE 2-10:** INL vs. Code and Temperature (MCP4802).

**FIGURE 2-11:** Full-Scale $V_{OUTA}$ vs. Ambient Temperature and $V_{DD}$, Gain = 1x.

**FIGURE 2-12:** Full-Scale $V_{OUTA}$ vs. Ambient Temperature and $V_{DD}$, Gain = 2x.
**Note:** Unless otherwise indicated, $T_A = +25^\circ$C, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, Gain = 2x, $R_L = 5\,\text{k}\Omega$, $C_L = 100\,\text{pF}$.

**FIGURE 2-13:** Output Noise Voltage Density ($V_{REF}$ Noise Density) vs. Frequency. Gain = 1x.

**FIGURE 2-14:** Output Noise Voltage ($V_{REF}$ Noise Voltage) vs. Bandwidth. Gain = 1x.

**FIGURE 2-15:** $I_{DD}$ vs. Temperature and $V_{DD}$.

**FIGURE 2-16:** $I_{DD}$ Histogram ($V_{DD} = 2.7V$).

**FIGURE 2-17:** $I_{DD}$ Histogram ($V_{DD} = 5.0V$).
Note: Unless otherwise indicated, $T_A = +25°C$, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, Gain = 2x, $R_L = 5\, k\Omega$, $C_L = 100\, pF$. 

**FIGURE 2-18:** Software Shutdown Current vs. Temperature and $V_{DD}$. 

**FIGURE 2-19:** Offset Error vs. Temperature and $V_{DD}$. 

**FIGURE 2-20:** Gain Error vs. Temperature and $V_{DD}$. 

**FIGURE 2-21:** $V_{IN}$ High Threshold vs. Temperature and $V_{DD}$. 

**FIGURE 2-22:** $V_{IN}$ Low Threshold vs. Temperature and $V_{DD}$. 
**Note:** Unless otherwise indicated, $T_A = +25°C$, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, Gain = 2x, $R_L = 5 \, k\Omega$, $C_L = 100 \, pF$. 

**FIGURE 2-23:** Input Hysteresis vs. Temperature and $V_{DD}$. 

**FIGURE 2-24:** $V_{OUT}$ High Limit vs. Temperature and $V_{DD}$. 

**FIGURE 2-25:** $V_{OUT}$ Low Limit vs. Temperature and $V_{DD}$. 

**FIGURE 2-26:** $I_{OUT}$ High Short vs. Temperature and $V_{DD}$. 

**FIGURE 2-27:** $I_{OUT}$ vs. $V_{OUT}$. Gain = 2x.
Note: Unless otherwise indicated, $T_A = +25^\circ C$, $V_{DD} = 5V$, $V_{SS} = 0V$, $V_{REF} = 2.048V$, Gain = 2x, $R_L = 5 \, k\Omega$, $C_L = 100 \, pF$.

**FIGURE 2-28:** $V_{OUT}$ Rise Time.

**FIGURE 2-29:** $V_{OUT}$ Fall Time.

**FIGURE 2-30:** $V_{OUT}$ Rise Time.

**FIGURE 2-31:** $V_{OUT}$ Rise Time.

**FIGURE 2-32:** $V_{OUT}$ Rise Time Exit Shutdown.

**FIGURE 2-33:** PSRR vs. Frequency.
3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

**TABLE 3-1: PIN FUNCTION TABLE FOR MCP4802/4812/4822**

<table>
<thead>
<tr>
<th>MCP4802/4812/4822</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSOP, PDIP, SOIC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>V_DD</td>
<td>Supply Voltage Input (2.7V to 5.5V)</td>
</tr>
<tr>
<td>2</td>
<td>CS</td>
<td>Chip Select Input</td>
</tr>
<tr>
<td>3</td>
<td>SCK</td>
<td>Serial Clock Input</td>
</tr>
<tr>
<td>4</td>
<td>SDI</td>
<td>Serial Data Input</td>
</tr>
<tr>
<td>5</td>
<td>LDAC</td>
<td>Synchronization Input. This pin is used to transfer DAC settings (Input Registers) to the output registers (V_OUT)</td>
</tr>
<tr>
<td>6</td>
<td>V_OUTB</td>
<td>DACB Output</td>
</tr>
<tr>
<td>7</td>
<td>V_SS</td>
<td>Ground reference point for all circuitry on the device</td>
</tr>
<tr>
<td>8</td>
<td>V_OUTA</td>
<td>DAC_A Output</td>
</tr>
</tbody>
</table>

3.1 Supply Voltage Pins (V_DD, V_SS)

V_DD is the positive supply voltage input pin. The input supply voltage is relative to V_SS and can range from 2.7V to 5.5V. The power supply at the V_DD pin should be as clean as possible for a good DAC performance. It is recommended to use an appropriate bypass capacitor of about 0.1 μF (ceramic) to ground. An additional 10 μF capacitor (tantalum) in parallel is also recommended to further attenuate high-frequency noise present in application boards.

V_SS is the analog ground pin and the current return path of the device. The user must connect the V_SS pin to a ground plane through a low-impedance connection. If an analog ground path is available in the application Printed Circuit Board (PCB), it is highly recommended that the V_SS pin be tied to the analog ground path or isolated within an analog ground plane of the circuit board.

3.2 Chip Select (CS)

CS is the Chip Select input pin, which requires an active-low to enable serial clock and data functions.

3.3 Serial Clock Input (SCK)

SCK is the SPI compatible serial clock input pin.

3.4 Serial Data Input (SDI)

SDI is the SPI compatible serial data input pin.

3.5 Latch DAC Input (LDAC)

LDAC (latch DAC synchronization input) pin is used to transfer the input latch registers to their corresponding DAC registers (output latches, V_OUT). When this pin is low, both V_OUTA and V_OUTB are updated at the same time with their input register contents. This pin can be tied to low (V_SS) if the V_OUT update is desired at the rising edge of the CS pin. This pin can be driven by an external control device such as an MCU I/O pin.

3.6 Analog Outputs (V_OUTA, V_OUTB)

V_OUTA is the DAC A output pin, and V_OUTB is the DAC B output pin. Each output has its own output amplifier. The full-scale range of the DAC output is from V_SS to G* V_REF, where G is the gain selection option (1x or 2x). The DAC analog output cannot go higher than the supply voltage (V_DD).
4.0 GENERAL OVERVIEW

The MCP4802, MCP4812 and MCP4822 are dual voltage output 8-bit, 10-bit and 12-bit DAC devices, respectively. These devices include rail-to-rail output amplifiers, internal voltage reference, shutdown and reset-management circuitry. The devices use an SPI serial communication interface and operate with a single supply voltage from 2.7V to 5.5V.

The DAC input coding of these devices is straight binary. Equation 4-1 shows the DAC analog output voltage calculation.

**EQUATION 4-1: ANALOG OUTPUT VOLTAGE (V_{OUT})**

\[
V_{OUT} = \frac{(2.048V \times D_n)}{2^n} \times G
\]

Where:

- 2.048V = Internal voltage reference
- \(D_n\) = DAC input code
- \(G\) = Gain selection
  - 2 for \(<GA\>\) bit = 0
  - 1 for \(<GA\>\) bit = 1
- \(n\) = DAC Resolution
  - 8 for MCP4802
  - 10 for MCP4812
  - 12 for MCP4822

The ideal output range of each device is:

- **MCP4802 (n = 8)**
  - (a) 0.0V to 255/256 * 2.048V when gain setting = 1x.
  - (b) 0.0V to 255/256 * 4.096V when gain setting = 2x.

- **MCP4812 (n = 10)**
  - (a) 0.0V to 1023/1024 * 2.048V when gain setting = 1x.
  - (b) 0.0V to 1023/1024 * 4.096V when gain setting = 2x.

- **MCP4822 (n = 12)**
  - (a) 0.0V to 4095/4096 * 2.048V when gain setting = 1x.
  - (b) 0.0V to 4095/4096 * 4.096V when gain setting = 2x.

1 LSb is the ideal voltage difference between two successive codes. Table 4-1 illustrates the LSb calculation of each device.

**TABLE 4-1: LSb OF EACH DEVICE**

<table>
<thead>
<tr>
<th>Device</th>
<th>Gain Selection</th>
<th>LSb Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCP4802</td>
<td>1x</td>
<td>2.048V/256 = 8 mV</td>
</tr>
<tr>
<td>(n = 8)</td>
<td>2x</td>
<td>4.096V/256 = 16 mV</td>
</tr>
<tr>
<td>MCP4812</td>
<td>1x</td>
<td>2.048V/1024 = 2 mV</td>
</tr>
<tr>
<td>(n = 10)</td>
<td>2x</td>
<td>4.096V/1024 = 4 mV</td>
</tr>
<tr>
<td>MCP4822</td>
<td>1x</td>
<td>2.048V/4096 = 0.5 mV</td>
</tr>
<tr>
<td>(n = 12)</td>
<td>2x</td>
<td>4.096V/4096 = 1 mV</td>
</tr>
</tbody>
</table>

4.0.1 INL ACCURACY

Integral Non-Linearity (INL) error for these devices is the maximum deviation between an actual code transition point and its corresponding ideal transition point once offset and gain errors have been removed. The two end points method (from 0x000 to 0xFFF) is used for the calculation. Figure 4-1 shows the details.

A positive INL error represents transition(s) later than ideal. A negative INL error represents transition(s) earlier than ideal.

**FIGURE 4-1: Example for INL Error.**

---

Note: See the output swing voltage specification in Section 1.0 "Electrical Characteristics".

© 2010-2015 Microchip Technology Inc.
4.0.2  DNL ACCURACY
A Differential Non-Linearity (DNL) error is the measure of variations in code widths from the ideal code width. A DNL error of zero indicates that every code is exactly 1 LSb wide.

4.0.3  OFFSET ERROR
An offset error is the deviation from zero voltage output when the digital input code is zero.

4.0.4  GAIN ERROR
A gain error is the deviation from the ideal output, \( V_{\text{REF}} - 1 \) LSb, excluding the effects of offset error.

4.1  Circuit Descriptions

4.1.1  OUTPUT AMPLIFIERS
The DAC's outputs are buffered with a low-power, precision CMOS amplifier. This amplifier provides low offset voltage and low noise. The output stage enables the device to operate with output voltages close to the power supply rails. Refer to Section 1.0 “Electrical Characteristics” for the analog output voltage range and load conditions.

In addition to resistive load-driving capability, the amplifier will also drive high capacitive loads without oscillation. The amplifier's strong outputs allow \( V_{\text{OUT}} \) to be used as a programmable voltage reference in a system.

4.1.1.1  Programmable Gain Block
The rail-to-rail output amplifier has two configurable gain options: a gain of 1x (\(<GM> = 1\)) or a gain of 2x (\(<GM> = 0\)). The default value for this bit is a gain of 2 (\(<GM> = 0\)). This results in an ideal full-scale output of 0.000V to 4.096V due to the internal reference (\( V_{\text{REF}} \equiv 2.048V \)).

4.1.2  VOLTAGE REFERENCE
The MCP4802/4812/4822 devices utilize internal 2.048V voltage reference. The voltage reference has a low temperature coefficient and low noise characteristics. Refer to Section 1.0 “Electrical Characteristics” for the voltage reference specifications.
4.1.3 POWER-ON RESET CIRCUIT

The internal Power-on Reset (POR) circuit monitors the power supply voltage (\(V_{DD}\)) during the device operation. The circuit also ensures that the DAC powers up with high output impedance (\(<\text{SHDN}>=0\), typically 500 k\(\Omega\)). The devices will continue to have a high-impedance output until a valid write command is received and the \(\text{DAC}\) pin meets the input low threshold.

If the power supply voltage is less than the POR threshold (\(V_{POR}=2.0V\), typical), the DACs will be held in their Reset state. The DACs will remain in that state until \(V_{DD}>V_{POR}\) and a subsequent write command is received.

Figure 4-3 shows a typical power supply transient pulse and the duration required to cause a reset to occur, as well as the relationship between the duration and trip voltage. A 0.1 \(\mu\)F decoupling capacitor, mounted as close as possible to the \(V_{DD}\) pin, can provide additional transient immunity.

4.1.4 SHUTDOWN MODE

The user can shut down each DAC channel selectively using a software command (\(<\text{SHDN}>=0\)). During Shutdown mode, most of the internal circuits in the channel that was shut down are turned off for power savings. The internal reference is not affected by the shutdown command. The serial interface also remains active, thus allowing a write command to bring the device out of the Shutdown mode. There will be no analog output at the channel that was shut down and the \(V_{OUT}\) pin is internally switched to a known resistive load (500 k\(\Omega\), typical). Figure 4-4 shows the analog output stage during the Shutdown mode.

The device will remain in Shutdown mode until the \(<\text{SHDN}>1\) is latched into the device. When a DAC channel is changed from Shutdown to Active mode, the output settling time takes < 10 \(\mu\)s, but greater than the standard active mode settling time (4.5 \(\mu\)s).

**FIGURE 4-3:** Typical Transient Response.

**FIGURE 4-4:** Output Stage for Shutdown Mode.
5.0 SERIAL INTERFACE

5.1 Overview

The MCP4802/4812/4822 devices are designed to interface directly with the Serial Peripheral Interface (SPI) port, available on many microcontrollers, and supports Mode 0,0 and Mode 1,1. Commands and data are sent to the device via the SDI pin, with data being clocked-in on the rising edge of SCK. The communications are unidirectional and, thus, data cannot be read out of the MCP4802/4812/4822 devices. The CS pin must be held low for the duration of a write command. The write command consists of 16 bits and is used to configure the DAC’s control and data latches. Register 5-1 to Register 5-3 detail the input register that is used to configure and load the DAC_A and DAC_B registers for each device. Figure 5-1 to Figure 5-3 show the write command for each device.

Refer to Figure 1-1 and SPI Timing Specifications Table for detailed input and output timing specifications for both Mode 0,0 and Mode 1,1 operation.

5.2 Write Command

The write command is initiated by driving the CS pin low, followed by clocking the four Configuration bits and the 12 data bits into the SDI pin on the rising edge of SCK. The CS pin is then raised, causing the data to be latched into the selected DAC’s input registers.

The MCP4802/4812/4822 devices utilize a double-buffered latch structure to allow both DAC_A and DAC_B’s outputs to be synchronized with the LDAC pin, if desired.

By bringing down the LDAC pin to a low state, the contents stored in the DAC’s input registers are transferred into the DAC’s output registers (V_OUT), and both V_OUT_A and V_OUT_B are updated at the same time.

All writes to the MCP4802/4812/4822 devices are 16-bit words. Any clocks after the first 16th clock will be ignored. The Most Significant four bits are Configuration bits. The remaining 12 bits are data bits. No data can be transferred into the device with CS high. The data transfer will only occur if 16 clocks have been transferred into the device. If the rising edge of CS occurs prior, shifting of data into the input registers will be aborted.
**REGISTER 5-1: WRITE COMMAND REGISTER FOR MCP4822 (12-BIT DAC)**

| W-x | W-x | W-x | W-0 | W-x | W-x | W-x | W-x | W-x | W-x | W-x | W-x | W-x | W-x | W-x | W-x |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| A/B | —   | GA  | SHDN | D11 | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |

Where:

bit 15 **A/B**: DAC_A or DAC_B Selection bit
- 1 = Write to DAC_B
- 0 = Write to DAC_A

bit 14 — Don’t Care

bit 13 **GA**: Output Gain Selection bit
- 1 = 1x (V_{OUT} = V_{REF} * D/4096)
- 0 = 2x (V_{OUT} = 2 * V_{REF} * D/4096), where internal V_{REF} = 2.048V.

bit 12 **SHDN**: Output Shutdown Control bit
- 1 = Active mode operation. V_{OUT} is available.
- 0 = Shutdown the selected DAC channel. Analog output is not available at the channel that was shut down. V_{OUT} pin is connected to 500 k\( \Omega \) (typical).

bit 11-0 **D11:D0**: DAC Input Data bits. Bit x is ignored.

**Legend**

- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **-n** = Value at POR
- **1** = bit is set
- **0** = bit is cleared
- **x** = bit is unknown
FIGURE 5-1: Write Command for MCP4822 (12-bit DAC).

FIGURE 5-2: Write Command for MCP4812 (10-bit DAC).

FIGURE 5-3: Write Command for MCP4802 (8-bit DAC).

Note: X = “don’t care” bits.
6.0 TYPICAL APPLICATIONS
The MCP4802/4812/4822 family of devices are general purpose DACs for various applications where a precision operation with low-power and internal voltage reference is required.

Applications generally suited for the devices are:
- Set Point or Offset Trimming
- Sensor Calibration
- Precision Selectable Voltage Reference
- Portable Instrumentation (Battery-Powered)
- Calibration of Optical Communication Devices

6.1 Digital Interface
The MCP4802/4812/4822 devices utilize a 3-wire synchronous serial protocol to transfer the DAC’s setup and input codes from the digital devices. The serial protocol can be interfaced to SPI or Microwire peripherals that is common on many microcontroller units (MCUs), including Microchip’s PIC® MCUs and dsPIC® DSCs.

In addition to the three serial connections (CS, SCK and SDI), the LDAC signal synchronizes the two DAC outputs. By bringing down the LDAC pin to “low”, all DAC input codes and settings in the two DAC input registers are latched into their DAC output registers at the same time. Therefore, both DAC_A and DAC_B outputs are updated at the same time. Figure 6-1 shows an example of the pin connections. Note that the LDAC pin can be tied low (VSS) to reduce the required connections from four to three I/O pins. In this case, the DAC output can be immediately updated when a valid 16 clock transmission has been received and the CS pin has been raised.

6.2 Power Supply Considerations
The typical application will require a bypass capacitor in order to filter out the noise in the power supply traces. The noise can be induced onto the power supply's traces from various events such as digital switching or as a result of changes on the DAC’s output. The bypass capacitor helps to minimize the effect of these noise sources. Figure 6-1 illustrates an appropriate bypass strategy. In this example, two bypass capacitors are used in parallel: (a) 0.1 µF (ceramic) and (b) 10 µF (tantalum). These capacitors should be placed as close to the device power pin (VDD) as possible (within 4 mm).

The power source supplying these devices should be as clean as possible. If the application circuit has separate digital and analog power supplies, VDD and VSS of the device should reside on the analog plane.

6.3 Output Noise Considerations
The voltage noise density (in µV/√Hz) is illustrated in Figure 2-13. This noise appears at VOUTX, and is primarily a result of the internal reference voltage. Its 1/f corner (fCorner) is approximately 400 Hz. Figure 2-14 illustrates the voltage noise (in mV_RMS or mV_P-P). A small bypass capacitor on VOUTX is an effective method to produce a single-pole Low-Pass Filter (LPF) that will reduce this noise. For instance, a bypass capacitor sized to produce a 1 kHz LPF would result in an ENREF of about 100 µV_RMS. This would be necessary when trying to achieve the low DNL error performance (at G = 1) that the MCP4802/4812/4822 devices are capable of. The tested range for stability is 0.001µF through 4.7 µF.

6.4 Layout Considerations
Inductively-coupled AC transients and digital switching noises can degrade the output signal integrity, and potentially reduce the device performance. Careful board layout will minimize these effects and increase the Signal-to-Noise Ratio (SNR). Bench testing has shown that a multi-layer board utilizing a low-inductance ground plane, isolated inputs and isolated outputs with proper decoupling, is critical for the best performance. Particularly harsh environments may require shielding of critical signals.

Breadboards and wire-wrapped boards are not recommended if low noise is desired.
6.5 Single-Supply Operation

The MCP4802/4812/4822 family of devices are rail-to-rail voltage output DAC devices designed to operate with a $V_{DD}$ range of 2.7V to 5.5V. Its output amplifier is robust enough to drive small-signal loads directly. Therefore, it does not require any external output buffer for most applications.

6.5.1 DC SET POINT OR CALIBRATION

A common application for the devices is a digitally-controlled set point and/or calibration of variable parameters, such as sensor offset or slope. For example, the MCP4822 provides 4096 output steps. If $G = 1$ is selected, the internal 2.048V $V_{REF}$ would produce 500 µV of resolution. If $G = 2$ is selected, the internal 2.048V $V_{REF}$ would produce 1 mV of resolution.

6.5.1.1 Decreasing Output Step Size

If the application is calibrating the bias voltage of a diode or transistor, a bias voltage range of 0.8V may be desired with about 200 µV resolution per step. Two common methods to achieve a 0.8V range are to either reduce $V_{REF}$ to 0.82V (using the MCP49XX family device that uses external reference) or use a voltage divider on the DAC's output.

Using a $V_{REF}$ is an option if the $V_{REF}$ is available with the desired output voltage range. However, occasionally, when using a low-voltage $V_{REF}$, the noise floor causes SNR error that is intolerable. Using a voltage divider method is another option and provides some advantages when $V_{REF}$ needs to be very low or when the desired output voltage is not available. In this case, a larger value $V_{REF}$ is used while two resistors scale the output range down to the precise desired level.

Example 6-1 illustrates this concept. Note that the bypass capacitor on the output of the voltage divider plays a critical function in attenuating the output noise of the DAC and the induced noise from the environment.

### EXAMPLE 6-1: EXAMPLE CIRCUIT OF SET POINT OR THRESHOLD CALIBRATION

(a) Single Output DAC:

- MCP4801
- MCP4811
- MCP4821

(b) Dual Output DAC:

- MCP4802
- MCP4812
- MCP4822

\[ V_{OUT} = 2.048 \cdot G \cdot \frac{D_n}{2^N} \]

\[ V_{trip} = V_{OUT} \left( \frac{R_2}{R_1 + R_2} \right) \]

- $G$ = Gain selection (1x or 2x)
- $D_n$ = Digital value of DAC (0-255) for MCP4801/MCP4802
- $D_n$ = Digital value of DAC (0-1023) for MCP4811/MCP4812
- $D_n$ = Digital value of DAC (0-4095) for MCP4821/MCP4822
- $N$ = DAC bit resolution

\[ V_{DD} \]

3-wire

SPI

DAC

\[ V_{OUT} \]

\[ V_{TRIP} \]

\[ R_1 \]

\[ R_2 \]

\[ 0.1 \mu F \]

Comparator

\[ V_{CC}^+ \]

\[ V_{CC}^- \]

\[ R_{SENSE} \]
6.5.1.2 Building a “Window” DAC

When calibrating a set point or threshold of a sensor, typically only a small portion of the DAC output range is utilized. If the LSB size is adequate enough to meet the application’s accuracy needs, the unused range is sacrificed without consequences. If greater accuracy is needed, then the output range will need to be reduced to increase the resolution around the desired threshold.

If the threshold is not near \( V_{REF} \), \( 2V_{REF} \) or \( V_{SS} \), then creating a “window” around the threshold has several advantages. One simple method to create this “window” is to use a voltage divider network with a pull-up and pull-down resistor. Example 6-2 shows this concept.

**EXAMPLE 6-2: SINGLE-SUPPLY “WINDOW” DAC**

(a) Single Output DAC:
- MCP4801
- MCP4811
- MCP4821

(b) Dual Output DAC:
- MCP4802
- MCP4812
- MCP4822

\[
V_{OUT} = 2.048 \cdot G \cdot \frac{D_n}{2^N}
\]

- \( G \) = Gain selection (1x or 2x)
- \( D_n \) = Digital value of DAC (0-255) for MCP4801/MCP4802
  = Digital value of DAC (0-1023) for MCP4811/MCP4812
  = Digital value of DAC (0-4095) for MCP4821/MCP4822
- \( N \) = DAC bit resolution

\[
\begin{align*}
R_{23} &= \frac{R_2R_3}{R_2 + R_3} \\
V_{23} &= \frac{(V_{CC}-R_3) + (V_{CC}R_2)}{R_2 + R_3} \\
V_{trip} &= \frac{V_{OUT}R_{23} + V_{23}R_1}{R_1 + R_{23}}
\end{align*}
\]

\[
\text{Thevenin Equivalent}
\]

\[
\text{Comparator}
\]

\[
\text{DAC}
\]

\[
\text{VDD}
\]

\[
\text{SPI}
\]

\[
\text{VDD}
\]

\[
\text{VOUT}
\]

\[
\text{R1}
\]

\[
\text{R2}
\]

\[
\text{VCC-}
\]

\[
\text{VCC+}
\]

\[
\text{VTRIP}
\]

\[
0.1 \mu F
\]

\[
\text{Comparator}
\]

\[
\text{DAC}
\]

\[
\text{VDD}
\]

\[
\text{SPI}
\]

\[
\text{VDD}
\]

\[
\text{VOUT}
\]

\[
\text{R1}
\]

\[
\text{R2}
\]

\[
\text{R3}
\]

\[
\text{VCC-}
\]

\[
\text{VCC+}
\]

\[
\text{VTRIP}
\]

\[
0.1 \mu F
\]

\[
\text{Comparator}
\]

\[
\text{DAC}
\]

\[
\text{VDD}
\]

\[
\text{SPI}
\]

\[
\text{VDD}
\]

\[
\text{VOUT}
\]

\[
\text{R1}
\]

\[
\text{R2}
\]

\[
\text{R3}
\]

\[
\text{VCC-}
\]

\[
\text{VCC+}
\]

\[
\text{VTRIP}
\]

\[
0.1 \mu F
\]

\[
\text{Comparator}
\]

\[
\text{DAC}
\]

\[
\text{VDD}
\]

\[
\text{SPI}
\]

\[
\text{VDD}
\]

\[
\text{VOUT}
\]

\[
\text{R1}
\]

\[
\text{R2}
\]

\[
\text{R3}
\]

\[
\text{VCC-}
\]

\[
\text{VCC+}
\]

\[
\text{VTRIP}
\]

\[
0.1 \mu F
\]

\[
\text{Comparator}
\]

\[
\text{DAC}
\]

\[
\text{VDD}
\]

\[
\text{SPI}
\]

\[
\text{VDD}
\]

\[
\text{VOUT}
\]

\[
\text{R1}
\]

\[
\text{R2}
\]

\[
\text{R3}
\]

\[
\text{VCC-}
\]

\[
\text{VCC+}
\]

\[
\text{VTRIP}
\]

\[
0.1 \mu F
\]

\[
\text{Comparator}
\]

\[
\text{DAC}
\]
6.6 Bipolar Operation

Bipolar operation is achievable using the MCP4802/4812/4822 family of devices by utilizing an external operational amplifier (op amp). This configuration is desirable due to the wide variety and availability of op amps. This allows a general purpose DAC, with its cost and availability advantages, to meet almost any desired output voltage range, power and noise performance.

Example 6-3 illustrates a simple bipolar voltage source configuration. \( R_1 \) and \( R_2 \) allow the gain to be selected, while \( R_3 \) and \( R_4 \) shift the DAC’s output to a selected offset. Note that \( R_4 \) can be tied to \( V_{DD} \) instead of \( V_{SS} \), if a higher offset is desired. Also note that a pull-up to \( V_{DD} \) could be used instead of \( R_4 \), or in addition to \( R_4 \), if a higher offset is desired.

**EXAMPLE 6-3: DIGITALLY-CONTROLLED BIPOLAR VOLTAGE SOURCE**

\[
\begin{align*}
V_{OUT} &= 2.048 \cdot G \cdot \frac{D_n}{2^N} \\
V_{IN^+} &= \frac{V_{OUT} \cdot R_4}{R_3 + R_4} \\
V_O &= V_{IN^+} \left(1 + \frac{R_2}{R_1}\right) - V_{DD} \left(\frac{R_2}{R_1}\right)
\end{align*}
\]

6.6.1 DESIGN EXAMPLE: DESIGN A BIPOLAR DAC USING Example 6-3 WITH 12-BIT MCP4822 OR MCP4821

An output step magnitude of 1 mV, with an output range of ±2.05V, is desired for a particular application.

**Step 1:** Calculate the range: \( +2.05V - (-2.05V) = 4.1V \).

**Step 2:** Calculate the resolution needed:

\[
4.1V / 1 \text{ mV} = 4100
\]

Since \( 2^{12} = 4096 \), 12-bit resolution is desired.

**Step 3:** The amplifier gain \( (R_2/R_1) \), multiplied by full-scale \( V_{OUT} \) (4.096V), must be equal to the desired minimum output to achieve bipolar operation. Since any gain can be realized by choosing resistor values \( (R_1 + R_2) \), the \( V_{REF} \) value must be selected first. If a \( V_{REF} \) of 4.096V is used (\( G=2 \)), solve for the amplifier’s gain by setting the DAC to 0, knowing that the output needs to be -2.05V.

The equation can be simplified to:

\[
\frac{-R_2}{R_1} = \frac{-2.05}{4.096V} \quad \frac{R_2}{R_1} = \frac{1}{2}
\]

If \( R_1 = 20 \text{ k} \Omega \) and \( R_2 = 10 \text{ k} \Omega \), the gain will be 0.5.

**Step 4:** Next, solve for \( R_3 \) and \( R_4 \) by setting the DAC to 4096, knowing that the output needs to be +2.05V.

\[
\frac{R_4}{(R_3 + R_4)} = \frac{2.05V + (0.5 \cdot 4.096V)}{1.5 \cdot 4.096V} = \frac{2}{3}
\]

If \( R_4 = 20 \text{ k} \Omega \), then \( R_3 = 10 \text{ k} \Omega \).
6.7 Selectable Gain and Offset Bipolar Voltage Output Using a Dual Output DAC

In some applications, precision digital control of the output range is desirable. Example 6-4 illustrates how to use the MCP4802/4812/4822 family of devices to achieve this in a bipolar or single-supply application.

**EXAMPLE 6-4: BIPOLAR VOLTAGE SOURCE WITH SELECTABLE GAIN AND OFFSET**

![Diagram of the circuit](image)

\[ V_{OUTA} = 2.048 \cdot G_A \cdot \frac{D_n}{2^N} \]

\[ V_{OUTB} = 2.048 \cdot G_B \cdot \frac{D_n}{2^N} \]

\[ V_{IN+} = V_{OUTB} \frac{R_4}{R_3} + V_{CC} \frac{R_3}{R_4} \]

\[ V_O = V_{IN+} \left( 1 + \frac{R_2}{R_1} \right) - V_{OUTA} \left( \frac{R_2}{R_1} \right) \]

**Offset Adjust**

**Gain Adjust**

---

Thevenin Equivalent

\[ V_{45} = \frac{V_{CC+} R_4 + V_{CC} R_5}{R_4 + R_5} \]

\[ R_{45} = \frac{R_4 R_5}{R_4 + R_5} \]

\[ V_{IN+} = \frac{V_{OUTB} R_4 + V_{45} R_3}{R_3 + R_{45}} \]

\[ V_O = V_{IN+} \left( 1 + \frac{R_2}{R_1} \right) - V_{OUTA} \left( \frac{R_2}{R_1} \right) \]

**Bipolar "Window" DAC using R4 and R5**

\[ \text{Gain selection (1x or 2x)} \]

\[ \text{DAC resolution} \]

\[ \text{DAC value (0-255) for MCP4802} \]

\[ \text{DAC value (0-1023) for MCP4812} \]

\[ \text{DAC value (0-4095) for MCP4822} \]
6.8 Designing a Double-Precision DAC Using a Dual DAC

Example 6-5 illustrates how to design a single-supply voltage output capable of up to 24-bit resolution from a dual 12-bit DAC (MCP4822). This design is simply a voltage divider with a buffered output.

As an example, if an application similar to the one developed in Section 6.6.1 “Design Example: Design a Bipolar DAC Using Example 6-3 with 12-bit MCP4822 or MCP4821” required a resolution of 1 µV instead of 1 mV, and a range of 0V to 4.1V, then 12-bit resolution would not be adequate.

Step 1: Calculate the resolution needed:
\[ \frac{4.1\text{V}}{1\text{µV}} = 4.1 \times 10^6 \]. Since \( 2^{22} = 4.2 \times 10^6 \), 22-bit resolution is desired. Since DNL = ±0.75 LSb, this design can be done with the 12-bit MCP4822 DAC.

Step 2: Since DACB’s VOUTB has a resolution of 1 mV, its output only needs to be “pulled” 1/1000 to meet the 1 µV target. Dividing VOUTA by 1000 would allow the application to compensate for DACB’s DNL error.

Step 3: If \( R_2 \) is 100Ω, then \( R_1 \) needs to be 100 kΩ.

Step 4: The resulting transfer function is shown in the equation of Example 6-5.

**EXAMPLE 6-5: SIMPLE, DOUBLE-PRECISION DAC WITH MCP4822**

\[
V_{OUTA} = 2.048 \cdot G_A \cdot \frac{D_A}{2^{12}}
\]

\[
V_{OUTB} = 2.048 \cdot G_B \cdot \frac{D_B}{2^{12}}
\]

\[
V_O = \frac{V_{OUTA}R_2 + V_{OUTB}R_1}{R_1 + R_2}
\]

\[ G_x = \text{Gain selection (1x or 2x)} \]

\[ D_n = \text{Digital value of DAC (0-4096)} \]
6.9 Building Programmable Current Source

Example 6-6 shows an example of building a programmable current source using a voltage follower. The current sensor (sensor resistor) is used to convert the DAC voltage output into a digitally-selectable current source.

Adding the resistor network from Example 6-2 would be advantageous in this application. The smaller RSENSE is, the less power dissipated across it.

EXAMPLE 6-6: DIGITALLY-CONTROLLED CURRENT SOURCE

\[ I_b = \frac{I_L}{\beta} \]

\[ I_L = \frac{V_{OUT}}{R_{sense}} \times \frac{\beta}{\beta + 1} \]

where \( \beta \) = Common-Emitter Current Gain.

However, this also reduces the resolution that the current can be controlled with. The voltage divider, or “window”, DAC configuration would allow the range to be reduced, thus increasing resolution around the range of interest. When working with very small sensor voltages, plan on eliminating the amplifier’s offset error by storing the DAC’s setting under known sensor conditions.
7.0 DEVELOPMENT SUPPORT

7.1 Evaluation and Demonstration Boards

The Mixed Signal PICtail™ Demo Board supports the MCP4802/4812/4822 family of devices. Refer to www.microchip.com for further information on this product’s capabilities and availability.
8.0 PACKAGING INFORMATION

8.1 Package Marking Information

Legend:

XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

Pb-free JEDEC designator for Matte Tin (Sn)

* This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.
8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Microchip Technology Drawing C04-111C Sheet 1 of 2
8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>N</td>
</tr>
<tr>
<td>Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
</tr>
<tr>
<td>Footprint</td>
<td>L1</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>φ</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
</tr>
<tr>
<td>Lead Width</td>
<td>b</td>
</tr>
</tbody>
</table>

Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M.
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2
8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

RECOMMENDED LAND PATTERN

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Contact Pitch E</td>
<td>0.65 BSC</td>
</tr>
<tr>
<td>Contact Pad Spacing C</td>
<td>4.40</td>
</tr>
<tr>
<td>Overall Width Z</td>
<td>5.85</td>
</tr>
<tr>
<td>Contact Pad Width (X8) X1</td>
<td>0.45</td>
</tr>
<tr>
<td>Contact Pad Length (X8) Y1</td>
<td>1.45</td>
</tr>
<tr>
<td>Distance Between Pads G1</td>
<td>2.95</td>
</tr>
<tr>
<td>Distance Between Pads GX</td>
<td>0.20</td>
</tr>
</tbody>
</table>

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances

Microchip Technology Drawing No. C04-2111A
8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging
8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

ALTERNATE LEAD DESIGN
(VENDOR DEPENDENT)

DATUM A

DATUM A

Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010” per side.
4. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Units | INCHES
--- | ---
Dimension Limits | MIN | NOM | MAX
Number of Pins N | 8
Pitch e | .100 BSC
Top to Seating Plane A | - | - | .210
Molded Package Thickness A2 | .115 | .130 | .195
Base to Seating Plane A1 | .015 | - | -
Shoulder to Shoulder Width E | .290 | .310 | .325
Molded Package Width E1 | .240 | .250 | .280
Overall Length D | .348 | .365 | .400
Tip to Seating Plane L | .115 | .130 | .150
Lead Thickness c | .008 | .010 | .015
Upper Lead Width b1 | .040 | .060 | .070
Lower Lead Width b | .014 | .018 | .022
Overall Row Spacing § eB | - | - | .430

Microchip Technology Drawing No. C04-018D Sheet 2 of 2
8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Microchip Technology Drawing No. C04-057C Sheet 1 of 2
MCP4802/4812/4822

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>MILIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>N</td>
</tr>
<tr>
<td>Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
</tr>
<tr>
<td>Chamfer (Optional)</td>
<td>h</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
</tr>
<tr>
<td>Footprint</td>
<td>L1</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>φ</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
</tr>
<tr>
<td>Lead Width</td>
<td>b</td>
</tr>
<tr>
<td>Mold Draft Angle Top</td>
<td>α</td>
</tr>
<tr>
<td>Mold Draft Angle Bottom</td>
<td>β</td>
</tr>
</tbody>
</table>

Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2
8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

![RECOMMENDED LAND PATTERN](image)

### Dimension Limits

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Contact Pitch</td>
<td>E</td>
</tr>
<tr>
<td>Contact Pad Spacing</td>
<td>C</td>
</tr>
<tr>
<td>Contact Pad Width (X8)</td>
<td>X1</td>
</tr>
<tr>
<td>Contact Pad Length (X8)</td>
<td>Y1</td>
</tr>
</tbody>
</table>

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
APPENDIX A: REVISION HISTORY

Revision B (May 2015)
• Updated MSOP package marking drawing to correctly display the part’s orientation.

Revision A (April 2010)
• Original Release of this Document.
**PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>X</th>
<th>/XX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td>Temperature Range</td>
<td>Package</td>
</tr>
</tbody>
</table>

- **MCP4802**: Dual 8-Bit Voltage Output DAC
- **MCP4802T**: Dual 8-Bit Voltage Output DAC (Tape and Reel, MSOP and SOIC only)
- **MCP4812**: Dual 10-Bit Voltage Output DAC
- **MCP4812T**: Dual 10-Bit Voltage Output DAC (Tape and Reel, MSOP and SOIC only)
- **MCP4822**: Dual 12-Bit Voltage Output DAC
- **MCP4822T**: Dual 12-Bit Voltage Output DAC (Tape and Reel, MSOP and SOIC only)

**Temperature Range:**

- E = -40°C to +125°C (Extended)

**Package:**

- MS = 8-Lead Plastic Micro Small Outline (MSOP)
- P = 8-Lead Plastic Dual In-Line (PDIP)
- SN = 8-Lead Plastic Small Outline - Narrow, 150 mil (SOIC)

**Examples:**

a) MCP4802-E/MS: Extended temperature, MSOP package.
b) MCP4802T-E/MS: Extended temperature, MSOP package, Tape and Reel.
c) MCP4802-E/P: Extended temperature, PDIP package.
d) MCP4802-E/SN: Extended temperature, SOIC package.
e) MCP4802T-E/SN: Extended temperature, SOIC package, Tape and Reel.
a) MCP4812-E/MS: Extended temperature, MSOP package.
b) MCP4812T-E/MS: Extended temperature, MSOP package, Tape and Reel.
c) MCP4812-E/P: Extended temperature, PDIP package.
d) MCP4812-E/SN: Extended temperature, SOIC package.
e) MCP4812T-E/SN: Extended temperature, SOIC package, Tape and Reel.
a) MCP4822-E/MS: Extended temperature, MSOP package.
b) MCP4822T-E/MS: Extended temperature, MSOP package, Tape and Reel.
c) MCP4822-E/P: Extended temperature, PDIP package.
d) MCP4822-E/SN: Extended temperature, SOIC package.
e) MCP4822T-E/SN: Extended temperature, SOIC package, Tape and Reel.
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks
The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELoo, KEELoo logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC®-logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2010-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-374-6

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV

ISO/TS 16949

DS20002249B-page 49
Worldwide Sales and Service

**AMERICAS**

**Corporate Office**
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support: http://www.microchip.com/support
Web Address: www.microchip.com

**Atlanta**
Duluth, GA
Tel: 768-957-9614
Fax: 768-957-1455

**Austin, TX**
Tel: 512-257-3370

**Boston**
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

**Chicago**
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

**Cleveland**
Independence, OH
Tel: 440-476-0464
Fax: 440-476-0463

**Dallas**
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

**Detroit**
Novi, MI
Tel: 248-848-4000

**Houston, TX**
Tel: 281-894-5983

**Indianapolis**
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

**Los Angeles**
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

**New York, NY**
Tel: 631-435-6000

**San Jose, CA**
Tel: 408-735-9110

**Canada - Toronto**
Tel: 905-673-0699
Fax: 905-673-6509

**ASIA/PACIFIC**

**Asia Pacific Office**
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon

**Hong Kong**
Tel: 852-2943-5100
Fax: 852-2401-3431

**Australia - Sydney**
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

**China - Beijing**
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

**China - Chengdu**
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

**China - Chongqing**
Tel: 86-23-8960-9588
Fax: 86-23-8960-9500

**China - Dongguan**
Tel: 86-769-8702-9880
Fax: 86-769-8702-9880

**China - Hangzhou**
Tel: 86-571-8792-8115
Fax: 86-571-8792-8116

**China - Hong Kong SAR**
Tel: 852-2943-5100
Fax: 852-2401-3431

**China - Nanjing**
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

**China - Qingdao**
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

**China - Shanghai**
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

**China - Shenyang**
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

**China - Shenzhen**
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

**China - Wuhan**
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

**China - Xian**
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

**ASIA/PACIFIC**

**China - Xiamen**
Tel: 86-592-2388138
Fax: 86-592-2388130

**China - Zhuhai**
Tel: 86-756-3210040
Fax: 86-756-3210049

**India - Bangalore**
Tel: 91-80-3090-4444
Fax: 91-80-3090-4100

**India - New Delhi**
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

**India - Pune**
Tel: 91-20-3019-1500
Fax: 91-20-3019-1501

**Japan - Osaka**
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

**Japan - Tokyo**
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771

**Korea - Daegu**
Tel: 82-53-744-4301
Fax: 82-53-744-4302

**Korea - Seoul**
Tel: 82-2-558-5932 or 82-2-558-5934
Fax: 82-2-558-5933

**Malaysia - Kuala Lumpur**
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

**Malaysia - Penang**
Tel: 60-4-227-8870
Fax: 60-4-227-4068

**Philippines - Manila**
Tel: 63-2-634-9065
Fax: 63-2-634-9069

**Singapore**
Tel: 65-6334-8870
Fax: 65-6334-8850

**Taiwan - Hsin Chu**
Tel: 886-3-5778-366
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**
Tel: 886-7-213-7828
Fax: 886-7-213-7829

**Taiwan - Taipei**
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

**Thailand - Bangkok**
Tel: 66-2-694-1351
Fax: 66-2-694-1350

**EUROPE**

**Austria - Wels**
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

**Denmark - Copenhagen**
Tel: 45-4450-2828
Fax: 45-4485-2829

**France - Paris**
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

**Germany - Dusseldorf**
Tel: 49-2129-3766400

**Germany - Munich**
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

**Germany - Pforzheim**
Tel: 49-7231-424750

**Italy - Milan**
Tel: 39-0331-742611
Fax: 39-0331-466781

**Italy - Venice**
Tel: 39-049-7625286

**Netherlands - Drunen**
Tel: 31-416-690399
Fax: 31-416-690340

**Poland - Warsaw**
Tel: 48-22-3325737

**Spain - Madrid**
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

**Sweden - Stockholm**
Tel: 46-8-5090-4654

**UK - Wokingham**
Tel: 44-118-921-5800
Fax: 44-118-921-5820

01/27/15