Device Selection Table

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Density (bits)</th>
<th>Vcc Range</th>
<th>Page Size (Bytes)</th>
<th>Temp. Ranges</th>
<th>Packages</th>
<th>Node Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>11AA02E48</td>
<td>2K</td>
<td>1.8V-5.5V</td>
<td>16</td>
<td>I</td>
<td>SN, TT</td>
<td>EUI-48™</td>
</tr>
<tr>
<td>11AA02E64</td>
<td>2K</td>
<td>1.8V-5.5V</td>
<td>16</td>
<td>I</td>
<td>SN, TT</td>
<td>EUI-64™</td>
</tr>
</tbody>
</table>

Features

- Preprogrammed Globally Unique, 48-Bit or 64-Bit Node Address
- Compatible with EUI-48™ and EUI-64™
- Single I/O, UNI/O® Serial Interface Bus
- Low-Power CMOS Technology:
  - 1 mA active current, typical
  - 1 µA standby current, maximum
- 256 x 8-Bit Organization
- Schmitt Trigger Inputs for Noise Suppression
- Output Slope Control to Eliminate Ground Bounce
- 100 kbps Maximum Bit Rate – Equivalent to 100 kHz Clock Frequency
- Self-Timed Write Cycle (including Auto-Erase)
- Page-Write Buffer for up to 16 Bytes
- STATUS Register for Added Control:
  - Write Enable Latch bit
  - Write-In-Progress bit
- Block Write Protection:
  - Protect none, 1/4, 1/2 or all of array
- Built-in Write Protection:
  - Power-on/off data protection circuitry
  - Write enable latch
- High Reliability:
  - Endurance: 1,000,000 erase/write cycles
  - Data retention: >200 years
  - ESD protection: >4,000V
- 3-Lead SOT-23 and 8-Lead SOIC Packages
- Pb-Free and RoHS Compliant
- Available Temperature Ranges:
  - Industrial (I): -40°C to +85°C

Description

The Microchip Technology Inc. 11AA02E48/11AA02E64 (11AA02EXX) device is a 2 Kbit Serial Electrically Erasable PROM. The device is organized in blocks of x8-bit memory and support the patented single I/O UNI/O® serial bus. By using Manchester encoding techniques, the clock and data are combined into a single, serial bit stream (SCIO), where the clock signal is extracted by the receiver to correctly decode the timing and value of each bit.

Note 1: 11AA02EXX is used in this document as a generic part number for the 11AA02E48 and 11AA02E64 devices.

2: Microchip’s UNI/O® Bus products are covered by the following patents issued in the U.S.A.: 7,376,020 and 7,788,430.

Low-voltage design permits operation down to 1.8V, with standby and active currents of only 1 µA and 1 mA, respectively.

The 11AA02EXX is available in standard 8-lead SOIC and 3-lead SOT-23 packages.

Package Types (not to scale)

Pin Function Table

<table>
<thead>
<tr>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCIO</td>
<td>Serial Clock, Data Input/Output</td>
</tr>
<tr>
<td>Vss</td>
<td>Ground</td>
</tr>
<tr>
<td>VCC</td>
<td>Supply Voltage</td>
</tr>
</tbody>
</table>
1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†)

Vcc.............................................................................................................................................................................6.5V
SCIO w.r.t. Vss.....................................................................................................................................-0.6V to Vcc+1.0V
Storage temperature ................................................................................................................................. -65°C to 150°C
Ambient temperature under bias.................................................................................................................-40°C to 85°C
ESD protection on all pins.......................................................................................................................................... 4 kV

† NOTICE: Stresses above those listed under ‘Absolute Maximum Ratings’ may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

<table>
<thead>
<tr>
<th>Param. No.</th>
<th>Symbol</th>
<th>Characteristic</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>D1</td>
<td>VH</td>
<td>High-Level Input Voltage</td>
<td>0.7 Vcc</td>
<td>Vcc+1 Vcc</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>D2</td>
<td>VL</td>
<td>Low-Level Input Voltage</td>
<td>-0.3 Vcc</td>
<td>0.3 Vcc</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>-0.3 Vcc</td>
<td>0.2 Vcc</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>D3</td>
<td>VHYS</td>
<td>Hysteresis of Schmitt Trigger Inputs (SCIO)</td>
<td>0.05 Vcc</td>
<td>— V</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>D4</td>
<td>VOH</td>
<td>High-Level Output Voltage</td>
<td>Vcc -0.5 Vcc</td>
<td>— V</td>
<td>I0H = -300 µA, Vcc = 5.5V</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Vcc -0.5 Vcc</td>
<td>— V</td>
<td>I0H = -200 µA, Vcc = 2.5V</td>
<td></td>
</tr>
<tr>
<td>D5</td>
<td>VOL</td>
<td>Low-Level Output Voltage</td>
<td>— Vcc</td>
<td>0.4 Vcc</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>— Vcc</td>
<td>0.4 Vcc</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>D6</td>
<td>IO</td>
<td>Output Current Limit (Note 2)</td>
<td>— Vcc</td>
<td>±4 mA Vcc = 5.5V</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>— Vcc</td>
<td>±3 mA Vcc = 2.5V</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>D7</td>
<td>ILI</td>
<td>Input Leakage Current (SCIO)</td>
<td>— Vcc</td>
<td>±1 µA</td>
<td>Vcc = VSS or VCC</td>
<td></td>
</tr>
<tr>
<td>D8</td>
<td>CINT</td>
<td>Internal Capacitance (all inputs and outputs)</td>
<td>— Vcc</td>
<td>7 pF</td>
<td>TA = 25°C, FCLK = 1 MHz, Vcc = 5.0V</td>
<td></td>
</tr>
<tr>
<td>D9</td>
<td>ICCREAD</td>
<td>Read Operating Current</td>
<td>— Vcc</td>
<td>3 mA Vcc = 5.5V, Fbus = 100 kHz, Cb = 100 pF</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>— Vcc</td>
<td>1 mA Vcc = 2.5V, Fbus = 100 kHz, Cb = 100 pF</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>D10</td>
<td>ICCWRITE</td>
<td>Write Operating Current</td>
<td>— Vcc</td>
<td>5 mA Vcc = 5.5V</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>— Vcc</td>
<td>3 mA Vcc = 2.5V</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>D11</td>
<td>ICCS</td>
<td>Standby Current</td>
<td>— Vcc</td>
<td>1 µA Vcc = 5.5V, Ta = 85°C</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>D12</td>
<td>ICCI</td>
<td>Idle Mode Current</td>
<td>— Vcc</td>
<td>50 µA Vcc = 5.5V</td>
<td>µA</td>
<td></td>
</tr>
</tbody>
</table>

Note 1: This parameter is periodically sampled and not 100% tested.
Note 2: The SCIO output driver impedance will vary to ensure IO is not exceeded.
## TABLE 1-2: AC CHARACTERISTICS

<table>
<thead>
<tr>
<th>Param. No.</th>
<th>Symbol</th>
<th>Characteristic</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 FBUS</td>
<td>Serial Bus Frequency</td>
<td>10</td>
<td>100</td>
<td>kHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2 T</td>
<td>Bit Period</td>
<td>10</td>
<td>100</td>
<td>µs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3 TJIT</td>
<td>Input Edge Jitter Tolerance</td>
<td>—</td>
<td>±0.06</td>
<td>UI</td>
<td>Note 2</td>
<td></td>
</tr>
<tr>
<td>4 FDRIFT</td>
<td>Serial Bus Frequency Drift Rate Tolerance</td>
<td>—</td>
<td>±0.50</td>
<td>% per byte</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5 FDEV</td>
<td>Serial Bus Frequency Drift Limit</td>
<td>—</td>
<td>±5</td>
<td>% per command</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 TOJIT</td>
<td>Output Edge Jitter</td>
<td>—</td>
<td>±0.25</td>
<td>UI</td>
<td>Note 2</td>
<td></td>
</tr>
<tr>
<td>7 Tr</td>
<td>SCIO Input Rise Time (Note 1)</td>
<td>—</td>
<td>100</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8 Tf</td>
<td>SCIO Input Fall Time (Note 1)</td>
<td>—</td>
<td>100</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9 TSTBY</td>
<td>Standby Pulse Time</td>
<td>600</td>
<td>—</td>
<td>µs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10 TSS</td>
<td>Start Header Setup Time</td>
<td>10</td>
<td>—</td>
<td>µs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11 THDR</td>
<td>Start Header Low Pulse Time</td>
<td>5</td>
<td>—</td>
<td>µs</td>
<td>Note 1</td>
<td></td>
</tr>
<tr>
<td>12 TSP</td>
<td>Input Filter Spike Suppression (SCIO)</td>
<td>—</td>
<td>50</td>
<td>ns</td>
<td>Note 1</td>
<td></td>
</tr>
<tr>
<td>13 TwC</td>
<td>Write Cycle Time (byte or page)</td>
<td>—</td>
<td>5</td>
<td>ms</td>
<td>Write, WRSR commands</td>
<td></td>
</tr>
<tr>
<td>14 Endurance (per page)</td>
<td>1M</td>
<td>—</td>
<td>cycles</td>
<td>25°C, VCC = 5.5V (Note 3)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:** This parameter is periodically sampled and not 100% tested.

**Note 2:** A Unit Interval (UI) is equal to 1-bit period (TE) at the current bus frequency.

**Note 3:** This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model which can be obtained on Microchip’s website: www.microchip.com.

## TABLE 1-3: AC TEST CONDITIONS

### AC Waveform
- VLO = 0.2V
- VHI = VCC - 0.2V
- CL = 100 pF

### Timing Measurement Reference Level
- Input: 0.5 Vcc
- Output: 0.5 Vcc
FIGURE 1-1: BUS TIMING – START HEADER

FIGURE 1-2: BUS TIMING – DATA

FIGURE 1-3: BUS TIMING – STANDBY PULSE

FIGURE 1-4: BUS TIMING – JITTER
2.0 FUNCTIONAL DESCRIPTION

2.1 Principles of Operation

The 11AA02EXX family of serial EEPROMs support the UNI/O® protocol. They can be interfaced with microcontrollers, including Microchip’s PIC® microcontrollers, ASICs, or any other device with an available discrete I/O line that can be configured properly to match the UNI/O protocol.

The 11AA02EXX devices contain an 8-bit instruction register. The devices are accessed via the SCIO pin.

Data is embedded into the I/O stream through Manchester encoding. The bus is controlled by a master device which determines the clock period, controls the bus access and initiates all operations, while the 11AA02EXX works as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is active.

![FIGURE 2-1: BLOCK DIAGRAM](image-url)
3.0 BUS CHARACTERISTICS

3.1 Standby Pulse

When the master has control of SCIO, a standby pulse can be generated by holding SCIO high for \( T_{STBY} \). At this time, the 11AA02EXX will reset and return to Standby mode. Subsequently, a high-to-low transition on SCIO (the first low pulse of the header) will return the device to the active state.

Once a command is terminated satisfactorily (i.e., via a NoMAK/SAK combination during the Acknowledge sequence), performing a standby pulse is not required to begin a new command as long as the device to be selected is the same device selected during the previous command. However, a period of \( T_{SS} \) must be observed after the end of the command and before the beginning of the start header. After \( T_{SS} \), the start header (including \( T_{HDR} \) low pulse) can be transmitted in order to begin the new command.

If a command is terminated in any manner other than a NoMAK/SAK combination, then the master must perform a standby pulse before beginning a new command, regardless of which device is to be selected.

Note: After a POR/BOR event occurs, a low-to-high transition on SCIO must be generated before proceeding with communication, including a standby pulse.

An example of two consecutive commands is shown in Figure 3-1. Note that the device address is the same for both commands, indicating that the same device is being selected both times.

A standby pulse cannot be generated while the slave has control of SCIO. In this situation, the master must wait for the slave to finish transmitting and to release SCIO before the pulse can be generated.

If, at any point during a command, an error is detected by the master, a standby pulse should be generated and the command should be performed again.

3.2 Start Data Transfer

All operations must be preceded by a start header. The start header consists of holding SCIO low for a period of \( T_{HDR} \), followed by transmitting an 8-bit '01010101' code. This code is used to synchronize the slave’s internal clock period with the master’s clock period, so accurate timing is very important.

When a standby pulse is not required (i.e., between successive commands to the same device), a period of \( T_{SS} \) must be observed after the end of the command and before the beginning of the start header.

Figure 3-2 shows the waveform for the start header, including the required Acknowledge sequence at the end of the byte.

---

FIGURE 3-1: CONSECUTIVE COMMANDS EXAMPLE

FIGURE 3-2: START HEADER
3.3 Acknowledge

An Acknowledge routine occurs after each byte is transmitted, including the start header. This routine consists of two bits. The first bit is transmitted by the master, and the second bit is transmitted by the slave.

Note: A MAK must always be transmitted following the start header.

The Master Acknowledge, or MAK, is signified by transmitting a '1', and informs the slave that the current operation is to be continued. Conversely, a Not Acknowledge, or NoMAK, is signified by transmitting a '0', and is used to end the current operation (and initiate the write cycle for write operations).

Note: When a NoMAK is used to end a WRITE or WRSR instruction, the write cycle is not initiated if no bytes of data have been received.

The slave Acknowledge, or SAK, is also signified by transmitting a '1', and confirms proper communication. However, unlike the NoMAK, the NoSAK is signified by the lack of a middle edge during the bit period.

Note: In order to guard against bus contention, a NoSAK will occur after the start header.

A NoSAK will occur for the following events:
- Following the start header
- Following the device address, if no slave on the bus matches the transmitted address
- Following the command byte, if the command is invalid, including Read, CRRD, Write, WRSR, SETAL, and ERAL during a write cycle.
- If the slave becomes out of sync with the master
- If a command is terminated prematurely by using a NoMAK, with the exception of immediately after the device address.

See Figure 3-3 and Figure 3-4 for details.

If a NoSAK is received from the slave after any byte (except the start header), an error has occurred. The master should then perform a standby pulse and begin the desired command again.

3.4 Device Addressing

A device address byte is the first byte received from the master device following the start header. The device address byte consists of a four-bit family code, for the 11AA02EXX this is set as '1010'. The last four bits of the device address byte are the device code, which is hardwired to '0000'.

3.5 Bus Conflict Protection

To help guard against high-current conditions arising from bus conflicts, the 11AA02EXX features a current-limited output driver. The IOL and IOH specifications describe the maximum current that can be sunk or sourced, respectively, by the SCIO pin. The 11AA02EXX will vary the output driver impedance to ensure that the maximum current level is not exceeded.
3.6 Device Standby

The 11AA02EXXX features a low-power Standby mode during which the device is waiting to begin a new command. A high-to-low transition on SCIO will exit low-power mode and prepare the device for receiving the start header.

Standby mode will be entered upon the following conditions:
- A NoMAK followed by a SAK (i.e., valid termination of a command)
- Reception of a standby pulse

Note: In the case of the WRITE, WRSR, SETAL, or ERAL commands, the write cycle is initiated upon receipt of the NoMAK, assuming all other write requirements have been met.

3.7 Device Idle

The 11AA02EXXX features an Idle mode during which all serial data is ignored until a standby pulse occurs. Idle mode will be entered upon the following conditions:
- Invalid device address
- Invalid command byte, including Read, CRRD, Write, WRSR, SETAL and ERAL during a write cycle
- Missed edge transition
- Reception of a MAK following a WREN, WRDI, SETAL, or ERAL command byte
- Reception of a MAK following the data byte of a WRSR command

An invalid start header will indirectly cause the device to enter Idle mode. Whether or not the start header is invalid cannot be detected by the slave, but will prevent the slave from synchronizing properly with the master. If the slave is not synchronized with the master, an edge transition will be missed, thus causing the device to enter Idle mode.

3.8 Synchronization

At the beginning of every command, the 11AA02EXXX utilizes the start header to determine the master’s bus clock period. This period is then used as a reference for all subsequent communication within that command.

The 11AA02EXXX features re-synchronization circuitry which will monitor the position of the middle data edge during each MAK bit and subsequently adjust the internal time reference in order to remain synchronized with the master.

There are two variables which can cause the 11AA02EXXX to lose synchronization. The first is frequency drift, defined as a change in the bit period, TE. The second is edge jitter, which is a single occurrence change in the position of an edge within a bit period, while the bit period itself remains constant.

3.8.1 FREQUENCY DRIFT

Within a system, there is a possibility that frequencies can drift due to changes in voltage, temperature, etc. The re-synchronization circuitry provides some tolerance for such frequency drift. The tolerance range is specified by two parameters, FDRIFT and FDEV. FDRIFT specifies the maximum tolerable change in bus frequency per byte. FDEV specifies the overall limit in frequency deviation within an operation (i.e., from the end of the start header until communication is terminated for that operation). The start header at the beginning of the next operation will reset the re-synchronization circuitry and allow for another FDEV amount of frequency drift.

3.8.2 EDGE JITTER

Ensuring that edge transitions from the master always occur exactly in the middle or end of the bit period is not always possible. Therefore, the re-synchronization circuitry is designed to provide some tolerance for edge jitter.

The 11AA02EXXX adjusts its phase every MAK bit, so TJIT specifies the maximum allowable peak-to-peak jitter relative to the previous MAK bit. Since the position of the previous MAK bit would be difficult to measure by the master, the minimum and maximum jitter values for a system should be considered the worst-case. These values will be based on the execution time for different branch paths in software, jitter due to thermal noise, etc.

The difference between the minimum and maximum values, as a percentage of the bit period, should be calculated and then compared against TJIT to determine jitter compliance.

Note: Because the 11AA02EXXX only re-synchronizes during the MAK bit, the overall ability to remain synchronized depends on a combination of frequency drift and edge jitter (i.e., if the MAK bit edge is experiencing the maximum allowable edge jitter, then there is no room for frequency drift). Conversely, if the frequency has drifted to the maximum amount tolerable within a byte, then no edge jitter can be present.
4.0 DEVICE COMMANDS

After the device address byte, a command byte must be sent by the master to indicate the type of operation to be performed. The code for each instruction is listed in Table 4-1.

<table>
<thead>
<tr>
<th>Instruction Name</th>
<th>Instruction Code</th>
<th>Hex Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>READ</td>
<td>0000 0011</td>
<td>0x03</td>
<td>Read data from memory array beginning at specified address</td>
</tr>
<tr>
<td>CRRD</td>
<td>0000 0110</td>
<td>0x06</td>
<td>Read data from current location in memory array</td>
</tr>
<tr>
<td>WRITE</td>
<td>0110 1100</td>
<td>0x6C</td>
<td>Write data to memory array beginning at specified address</td>
</tr>
<tr>
<td>WREN</td>
<td>1001 0110</td>
<td>0x96</td>
<td>Set the write enable latch (enable write operations)</td>
</tr>
<tr>
<td>WRDI</td>
<td>1001 0001</td>
<td>0x91</td>
<td>Reset the write enable latch (disable write operations)</td>
</tr>
<tr>
<td>RDSR</td>
<td>0000 0101</td>
<td>0x05</td>
<td>Read STATUS register</td>
</tr>
<tr>
<td>WRSR</td>
<td>0110 1110</td>
<td>0x6E</td>
<td>Write STATUS register</td>
</tr>
<tr>
<td>EERI</td>
<td>0110 1101</td>
<td>0x6D</td>
<td>Write '0x00' to entire array</td>
</tr>
<tr>
<td>SETAL</td>
<td>0110 0111</td>
<td>0x67</td>
<td>Write '0xFF' to entire array</td>
</tr>
</tbody>
</table>

4.1 Read Instruction

The Read command allows the master to access any memory location in a random manner. After the READ instruction has been sent to the slave, the two bytes of the Word Address are transmitted, with an Acknowledge sequence being performed after each byte. Then, the slave sends the first data byte to the master. If more data is to be read, the master sends a MAK, indicating that the slave should output the next data byte. This continues until the master sends a NoMAK, which ends the operation.

To provide sequential reads in this manner, the 11AA02EXX contains an internal Address Pointer which is incremented by one after the transmission of each byte. This Address Pointer allows the entire memory contents to be serially read during one operation. When the highest address is reached, the Address Pointer rolls over to address '0x00' if the master chooses to continue the operation by providing a MAK.

FIGURE 4-1: READ COMMAND SEQUENCE
4.2 Current Address Read (CRRD) Instruction

The internal address counter featured on the 11AA02EXX maintains the address of the last memory array location accessed. The CRRD instruction allows the master to read data back beginning from this current location. Consequently, no word address is provided upon issuing this command.

Note that, except for the initial word address, the READ and CRRD instructions are identical, including the ability to continue requesting data through the use of MAKs in order to sequentially read from the array.

As with the READ instruction, the CRRD instruction is terminated by transmitting a NoMAK.

Table 4-2 lists the events upon which the internal address counter is modified.

### Table 4-2: INTERNAL ADDRESS COUNTER

<table>
<thead>
<tr>
<th>Command</th>
<th>Event</th>
<th>Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>—</td>
<td>Power-on Reset</td>
<td>Counter is undefined</td>
</tr>
<tr>
<td>READ or WRITE</td>
<td>MAK edge following each Address byte</td>
<td>Counter is updated with newly received value</td>
</tr>
<tr>
<td>READ, WRITE, or CRRD</td>
<td>MAK/NoMAK edge following each data byte</td>
<td>Counter is incremented by 1</td>
</tr>
</tbody>
</table>

**Note:** If, following each data byte in a READ, WRITE, or CRRD instruction, neither a MAK nor a NoMAK edge is received (i.e., if a standby pulse occurs instead), the internal address counter will not be incremented.

**Note:** During a Write command, once the last data byte for a page has been loaded, the internal Address Pointer will rollover to the beginning of the selected page.

### FIGURE 4-2: CRRD COMMAND SEQUENCE

![CRRD Command Sequence Diagram]
4.3 Write Instruction

Prior to any attempt to write data to the 11AA02EXX, the write enable latch must be set by issuing the WRREN instruction (see Section 4.4 "Write Enable (WREN) and Write Disable (WRDI) Instructions").

Once the write enable latch is set, the user may proceed with issuing a WRITE instruction (including the header and device address bytes) followed by the MSB and LSB of the Word Address. Once the last Acknowledge sequence has been performed, the master transmits the data byte to be written.

The 11AA02EXX features a 16-byte page buffer, meaning that up to 16 bytes can be written at one time. To utilize this feature, the master can transmit up to 16 data bytes to the 11AA02EXX, which are temporarily stored in the page buffer. After each data byte, the master sends a MAK, indicating whether or not another data byte is to follow. A NoMAK indicates that no more data is to follow, and as such will initiate the internal write cycle.

Upon receipt of each word, the four lower-order Address Pointer bits are internally incremented by one. The higher-order bits of the word address remain constant. If the master should transmit data past the end of the page, the address counter will roll over to the beginning of the page, where further received data will be written.

Note: Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page size (16 bytes) and end at addresses that are integer multiples of the page size minus 1. As an example, the page that begins at address 0x30 ends at address 0x3F. If a page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

Note: If a NoMAK is generated before any data has been provided, or if a standby pulse occurs before the NoMAK is generated, the 11AA02EXX will be reset, and the write cycle will not be initiated.

FIGURE 4-3: WRITE COMMAND SEQUENCE
4.4 Write Enable (WREN) and Write Disable (WRDI) Instructions

The 11AA02EXX contains a write enable latch. See Table 6-1 for the Write-Protect Functionality Matrix. This latch must be set before any write operation will be completed internally. The WREN instruction will set the latch, and the WRDI instruction will reset the latch.

Note: The WREN and WRDI instructions must be terminated with a NoMAK following the command byte. If a NoMAK is not received at this point, the command will be considered invalid, and the device will go into Idle mode without responding with a SAK or executing the command.

The following is a list of conditions under which the write enable latch will be reset:
- Power-up
- WRDI instruction successfully executed
- WRSR instruction successfully executed
- WRITE instruction successfully executed
- ERAL instruction successfully executed
- SETAL instruction successfully executed

FIGURE 4-4: WRITE ENABLE COMMAND SEQUENCE

FIGURE 4-5: WRITE DISABLE COMMAND SEQUENCE
4.5 Read Status Register (RDSR) Instruction

The RDSR instruction provides access to the STATUS register. The STATUS register may be read at any time, even during a write cycle. The STATUS register is formatted as follows:

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>BP1</td>
<td>BP0</td>
<td>WEL</td>
<td>WIP</td>
<td></td>
</tr>
</tbody>
</table>

Note: Bits 4-7 are don’t cares, and will read as ‘0’.

The Write-In-Process (WIP) bit indicates whether the 11AA02EXX is busy with a write operation. When set to a ‘1’, a write is in progress, when set to a ‘0’, no write is in progress. This bit is read-only.

The Write Enable Latch (WEL) bit indicates the status of the write enable latch. When set to a ‘1’, the latch allows writes to the array, when set to a ‘0’, the latch prohibits writes to the array. This bit is set and cleared using the WREN and WRDI instructions, respectively. This bit is read-only for any other instruction.

The Block Protection (BP0 and BP1) bits indicate which blocks are currently write-protected. These bits are set by the user through the WRSR instruction. These bits are nonvolatile.

Note: If Read Status Register command is initiated while the 11AA02EXX is currently executing an internal write cycle on the STATUS register, the new Block Protection bit values will be read during the entire command.

The WIP and WEL bits will update dynamically (asynchronous to issuing the RDSR instruction). Furthermore, after the STATUS register data is received, the master can provide a MAK during the Acknowledge sequence to request that the data be transmitted again. This allows the master to continuously monitor the WIP and WEL bits without the need to issue another full command.

Once the master is finished, it provides a NoMAK to end the operation.

Note: The current drawn for a Read Status Register command during a write cycle is a combination of the ICC Read and ICC Write operating currents.

FIGURE 4-6: READ STATUS REGISTER COMMAND SEQUENCE

Note: The STATUS register data can continuously be read or polled by transmitting a MAK in place of the NoMAK.
4.6 Write Status Register (WRSR) Instruction

The WRSR instruction allows the user to select one of four levels of protection for the array by writing to the appropriate bits in the STATUS register. The array is divided up into four segments. The user has the ability to write-protect none, one, two, or all four of the segments of the array. The partitioning is controlled as illustrated in Table 4-3.

After transmitting the STATUS register data, the master must transmit a NoMAK during the Acknowledge sequence in order to initiate the internal write cycle.

Note: The WRSR instruction must be terminated with a NoMAK following the data byte. If a NoMAK is not received at this point, the command will be considered invalid, and the device will go into Idle mode without responding with a SAK or executing the command.

### TABLE 4-3: ARRAY PROTECTION

<table>
<thead>
<tr>
<th>BP1</th>
<th>BP0</th>
<th>Array Addresses Write-Protected</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>none</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>upper 1/4 (C0h-FFh)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>upper 1/2 (80h-FFh)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>all (00h-FFh)</td>
</tr>
</tbody>
</table>

### FIGURE 4-7: WRITE STATUS REGISTER COMMAND SEQUENCE

![Write Status Register Command Sequence](image_url)
### 4.7 Erase All (ERAL) Instruction

The **ERAL** instruction allows the user to write '0x00' to the entire memory array with one command. Note that the write enable latch (WEL) must first be set by issuing the **WREN** instruction.

Once the write enable latch is set, the user may proceed with issuing a **ERAL** instruction (including the header and device address bytes). Immediately after the NoMAK bit has been transmitted by the master, the internal write cycle is initiated, during which time all words of the memory array are written to '0x00'.

**Note:** The **ERAL** instruction must be terminated with a NoMAK following the command byte. If a NoMAK is not received at this point, the command will be considered invalid, and the device will go into Idle mode without responding with a SAK or executing the command.

![FIGURE 4-8: ERASE ALL COMMAND SEQUENCE](image)

### 4.8 Set All (SETAL) Instruction

The **SETAL** instruction allows the user to write '0xFF' to the entire memory array with one command. Note that the write enable latch (WEL) must first be set by issuing the **WREN** instruction.

Once the write enable latch is set, the user may proceed with issuing a **SETAL** instruction (including the header and device address bytes). Immediately after the NoMAK bit has been transmitted by the master, the internal write cycle is initiated, during which time all words of the memory array are written to '0xFF'.

**Note:** The **SETAL** instruction must be terminated with a NoMAK following the command byte. If a NoMAK is not received at this point, the command will be considered invalid, and the device will go into Idle mode without responding with a SAK or executing the command.
5.0 DATA PROTECTION

The following protection has been implemented to prevent inadvertent writes to the array:

- The Write Enable Latch (WEL) is reset on power-up
- A Write Enable (WREN) instruction must be issued to set the write enable latch
- After a write, ERAL, SETAL, or WRSR command, the write enable latch is reset
- Commands to access the array or write to the status register are ignored during an internal write cycle and programming is not affected

6.0 POWER-ON STATE

The 11AA02EXX powers on in the following state:

- The device is in low-power Shutdown mode, requiring a low-to-high transition on SCIO to enter Idle mode
- The Write Enable Latch (WEL) is reset
- The internal Address Pointer is undefined
- A low-to-high transition, standby pulse and subsequent high-to-low transition on SCIO (the first low pulse of the header) are required to enter the active state

<table>
<thead>
<tr>
<th>WEL</th>
<th>Protected Blocks</th>
<th>Unprotected Blocks</th>
<th>Status Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Protected</td>
<td>Protected</td>
<td>Protected</td>
</tr>
<tr>
<td>1</td>
<td>Protected</td>
<td>Writable</td>
<td>Writable</td>
</tr>
</tbody>
</table>
7.0 PREPROGRAMMED EUI-48™ OR EUI-64™ NODE ADDRESS

The 11AA02EXX is programmed at the factory with a globally unique node address stored in the upper 1/4 of the array and write-protected through the STATUS register. The remaining 1,536 bits are available for application use.

FIGURE 7-1: MEMORY ORGANIZATION

7.1 Factory-Programmed Write Protection

In order to help guard against accidental corruption of the node address, the BP1 and BP0 bits of the STATUS register are programmed at the factory to ‘0’ and ‘1’, respectively, as shown in the following table.

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>BP1</td>
<td>BP0</td>
<td>WEL</td>
<td>WIP</td>
</tr>
<tr>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>0</td>
<td>1</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

This protects the upper 1/4 of the array (0xC0 to 0xFF) from write operations. This array block can be utilized for writing by clearing the BP bits with a Write Status Register (WRSR) instruction. Note that if this is performed, care must be taken to prevent overwriting the node address value.

7.2 EUI-48™ Node Address (11AA02E48)

The 6-byte EUI-48™ node address value of the 11AA02E48 is stored in array locations 0xFA through 0xFF, as shown in Figure 7-2. The first three bytes are the Organizationally Unique Identifier (OUI) assigned to Microchip by the IEEE Registration Authority. The remaining three bytes are the Extension Identifier, and are generated by Microchip to ensure a globally-unique, 48-bit value.

7.2.1 ORGANIZATIONALLY UNIQUE IDENTIFIER (OUI)

Each OUI provides roughly 16M (2^24) addresses. Once the address pool for an OUI is exhausted, Microchip will acquire a new OUI from IEEE to use for programming this model. For more information on past and current OUIs see “Organizationally Unique Identifiers For Preprogrammed EUI-48 and EUI-64 Address Devices” Technical Brief (DS90003187).

Note: The OUI will change as addresses are exhausted. Customers are not guaranteed to receive a specific OUI and should design their application to accept new OUIs as they are introduced.

7.2.2 EUI-64™ SUPPORT USING THE 11AA02E48

The preprogrammed EUI-48 node address of the 11AA02E48 can easily be encapsulated at the application level to form a globally unique, 64-bit node address for systems utilizing the EUI-64 standard. This is done by adding 0xFFFE between the OUI and the Extension Identifier, as shown below.

<table>
<thead>
<tr>
<th>7654 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>XXX B P 1 B P 0 W E L W I P</td>
</tr>
<tr>
<td>01 — — — —</td>
</tr>
</tbody>
</table>

Note: As an alternative, the 11AA02E64 features an EUI-64 node address that can be used in EUI-64 applications directly without the need for encapsulation, thereby simplifying system software. See Section 7.3 “EUI-64™ Node Address (11AA02E64)” for details.
### FIGURE 7-2: EUI-48 NODE ADDRESS PHYSICAL MEMORY MAP EXAMPLE (11AA02E48)

<table>
<thead>
<tr>
<th>Description</th>
<th>24-bit Organizationally Unique Identifier</th>
<th>24-bit Extension Identifier</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data</td>
<td>00h</td>
<td>04h</td>
</tr>
<tr>
<td>Array Address</td>
<td>FAh</td>
<td>FFh</td>
</tr>
</tbody>
</table>

**Corresponding EUI-48™ Node Address:** 00-04-A3-12-34-56

**Corresponding EUI-64™ Node Address After Encapsulation:** 00-04-A3-FF-FE-12-34-56
7.3 EUI-64™ Node Address (11AA02E64)

The 8-byte EUI-64™ node address value of the 11AA02E64 is stored in array locations 0xF8 through 0xFF, as shown in Figure 7-3. The first three bytes are the Organizationally Unique Identifier (OUI) assigned to Microchip by the IEEE Registration Authority. The remaining five bytes are the Extension Identifier, and are generated by Microchip to ensure a globally-unique, 64-bit value.

Note: In conformance with IEEE guidelines, Microchip will not use the values 0xFFFE and 0xFFFF for the first two bytes of the EUI-64 Extension Identifier. These two values are specifically reserved to allow applications to encapsulate EUI-48 addresses into EUI-64 addresses.

FIGURE 7-3: EUI-64 NODE ADDRESS PHYSICAL MEMORY MAP EXAMPLE (11AA02E64)

<table>
<thead>
<tr>
<th>Description</th>
<th>24-bit Organizationally Unique Identifier</th>
<th>40-bit Extension Identifier</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data</td>
<td>00h</td>
<td>04h</td>
</tr>
<tr>
<td>Array Address</td>
<td>F8h</td>
<td>FFh</td>
</tr>
</tbody>
</table>

Corresponding EUI-64™ Node Address: 00-04-A3-12-34-56-78-90
8.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 8-1.

**TABLE 8-1: PIN FUNCTION TABLE**

<table>
<thead>
<tr>
<th>Name</th>
<th>3-pin SOT-23</th>
<th>8-pin SOIC</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCIO</td>
<td>1</td>
<td>5</td>
<td>Serial Clock, Data Input/Output</td>
</tr>
<tr>
<td>Vcc</td>
<td>2</td>
<td>8</td>
<td>Supply Voltage</td>
</tr>
<tr>
<td>Vss</td>
<td>3</td>
<td>4</td>
<td>Ground</td>
</tr>
<tr>
<td>NC</td>
<td>—</td>
<td>1, 2, 3, 6, 7</td>
<td>No Internal Connection</td>
</tr>
</tbody>
</table>

8.1 Serial Clock, Data Input/Output (SCIO)

SCIO is a bidirectional pin used to transfer commands and addresses into, as well as data into and out of the device. The serial clock is embedded into the data stream through Manchester encoding. Each bit is represented by a signal transition at the middle of the bit period.
9.0 PACKAGING INFORMATION

9.1 Package Marking Information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>1st Line Marking Code</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SOT-23</td>
</tr>
<tr>
<td>11AA02E48</td>
<td>E2NN</td>
</tr>
<tr>
<td>11AA02E64</td>
<td>AAANNN</td>
</tr>
</tbody>
</table>

Legend:  
XX...X Customer-specific information  
Y Year code (last digit of calendar year)  
YY Year code (last 2 digits of calendar year)  
WW Week code (week of January 1 is week '01')  
NNN Alphanumeric traceability code  
e3 Pb-free JEDEC® designator for Matte Tin (Sn)  
* This package is Pb-free. The Pb-free JEDEC® designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.
8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Microchip Technology Drawing No. C04-057-SN Rev D Sheet 1 of 2
8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Pins</td>
<td>N</td>
</tr>
<tr>
<td>Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
</tr>
<tr>
<td>Standoff</td>
<td>§</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
</tr>
<tr>
<td>Chamfer (Optional)</td>
<td>h</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
</tr>
<tr>
<td>Footprint</td>
<td>L1</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>φ</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
</tr>
<tr>
<td>Lead Width</td>
<td>b</td>
</tr>
<tr>
<td>Mold Draft Angle Top</td>
<td>α</td>
</tr>
<tr>
<td>Mold Draft Angle Bottom</td>
<td>β</td>
</tr>
</tbody>
</table>

Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.
5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev D Sheet 2 of 2
8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Contact Pitch</td>
<td></td>
</tr>
<tr>
<td>Contact Pad Spacing</td>
<td>C</td>
</tr>
<tr>
<td>Contact Pad Width (X8)</td>
<td>X1</td>
</tr>
<tr>
<td>Contact Pad Length (X8)</td>
<td>Y1</td>
</tr>
</tbody>
</table>

**Notes:**
1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev B
3-Lead Plastic Small Outline Transistor (TT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Pins</td>
<td>N</td>
</tr>
<tr>
<td>Lead Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Outside Lead Pitch</td>
<td>e1</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>φ</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
</tr>
<tr>
<td>Lead Width</td>
<td>b</td>
</tr>
</tbody>
</table>

**Notes:**
1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
2. Dimensioning and tolerancing per ASME Y14.5M.
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-104B
3-Lead Plastic Small Outline Transistor (TT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

**RECOMMENDED LAND PATTERN**

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Contact Pitch E</td>
<td>0.95 BSC</td>
</tr>
<tr>
<td>Contact Pad Spacing C</td>
<td>2.30</td>
</tr>
<tr>
<td>Contact Pad Width (X3) X</td>
<td>0.65</td>
</tr>
<tr>
<td>Contact Pad Length (X3) Y</td>
<td>1.05</td>
</tr>
<tr>
<td>Distance Between Pads G</td>
<td>1.25</td>
</tr>
<tr>
<td>Overall Width Z</td>
<td>3.35</td>
</tr>
</tbody>
</table>

**Notes:**
1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2104A
APPENDIX A:  REVISION HISTORY

Revision A (12/2008)
Initial release of this document.

Revision B (04/2013)
Revised AC Characteristic Maximum Parameters 3 and 4; Added 11AA02E64 part.

Revision C (12/2014)
Updated Section 7.0 “Preprogrammed EUI-48™ or EUI-64™ Node Address”; Updated Product Identification System section.

Revision D (08/2016)
Added new OUI (54-10-EC) to list.

Revision E (02/2018)
Added detailed description of OUIs.
THE MICROCHIP WEBSITE
Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

• **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software

• **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing

• **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE
Microchip’s customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under “Support”, click on “Customer Change Notification” and follow the registration instructions.

CUSTOMER SUPPORT
Users of Microchip products can receive assistance through several channels:

• Distributor or Representative
• Local Sales Office
• Field Application Engineer (FAE)
• Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support
### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>[X]</th>
<th>X</th>
<th>/XX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11AA02E48</td>
<td>T+</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11AA02E64</td>
<td>T+</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tape and Reel Option</td>
<td>Blank = Standard packaging (tube or tray)</td>
<td>T = Tape and Reel</td>
<td></td>
</tr>
<tr>
<td>Temperature Range</td>
<td>I = -40°C to +85°C (Industrial)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Package</td>
<td>SN = 8-lead Plastic SOIC (3.90 mm body)</td>
<td>TT = 3-lead SOT-23 (Tape and Reel only)</td>
<td></td>
</tr>
</tbody>
</table>

**Examples:**

- **a)** 11AA02E48T-I/TT = 2 Kbit, 1.8V Serial EEPROM with EUI-48™ Node Identity, Tape & Reel, Industrial temp., SOT-23 package
- **b)** 11AA02E48-I/SN = 2 Kbit, 1.8V Serial EEPROM with EUI-48™ Node Identity, Industrial temp., SOIC package
- **c)** 11AA02E48T-I/SN = 2 Kbit, 1.8V Serial EEPROM with EUI-48™ Node Identity, Tape & Reel, Industrial temp., SOIC package
- **d)** 11AA02E64T-I/TT = 2 Kbit, 1.8V Serial EEPROM with EUI-64™ Node Identity, Tape & Reel, Industrial temp., SOT-23 package
- **e)** 11AA02E64-I/SN = 2 Kbit, 1.8V Serial EEPROM with EUI-64™ Node Identity, Industrial temp., SOIC package
- **f)** 11AA02E64T-I/SN = 2 Kbit, 1.8V Serial EEPROM with EUI-64™ Node Identity, Tape & Reel, Industrial temp., SOIC package

**Note 1:** Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademark

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maxStylus, maxTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, Pic, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.


SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestiC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2008-2018, Microchip Technology Incorporated, All Rights Reserved.
ISBN: 978-1-5224-2733-9
# Microchip Technology Inc.

## Worldwide Sales and Service

### AMERICAS

**Corporate Office**
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277

Technical Support: [http://www.microchip.com/support](http://www.microchip.com/support)
Web Address: [www.microchip.com](http://www.microchip.com)

**Atlanta**
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

**Austin, TX**
Tel: 512-257-3370

**Boston**
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

**Chicago**
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

**Dallas**
Addison, TX
Tel: 972-818-4000
Fax: 972-818-2924

**Detroit**
Novi, MI
Tel: 248-848-4000
Fax: 248-848-4000

**Houston, TX**
Tel: 281-894-5983

**Indianapolis**
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

**Los Angeles**
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

**Raleigh, NC**
Tel: 919-844-7510

**New York, NY**
Tel: 631-435-6000

**San Jose, CA**
Tel: 408-735-9110
Tel: 408-436-4270

**Canada - Toronto**
Tel: 905-695-1980
Fax: 905-695-2078

### ASIA/PACIFIC

**Australia - Sydney**
Tel: 61-2-9888-6733

**China - Beijing**
Tel: 86-10-8569-7000

**China - Chengdu**
Tel: 86-28-8665-5511

**China - Chongqing**
Tel: 86-23-8980-9588

**China - Dongguan**
Tel: 86-769-8702-9880

**China - Guangzhou**
Tel: 86-20-8755-0209

**China - Hong Kong SAR**
Tel: 852-2943-5100

**China - Nanjing**
Tel: 86-25-8502-7355

**China - Qingdao**
Tel: 86-532-8502-7355

**China - Shanghai**
Tel: 86-21-3326-8000

**China - Shenyang**
Tel: 86-24-2334-2829

**China - Shenzhen**
Tel: 86-755-8664-2200

**China - Suzhou**
Tel: 86-186-6233-1526

**China - Wuhan**
Tel: 86-27-5980-5300

**China - Xi'an**
Tel: 86-29-8833-7252

**China - Xiamen**
Tel: 86-592-2386138

**China - Zhuhai**
Tel: 86-756-3210040

**India - Bangalore**
Tel: 91-80-3090-4444

**India - New Delhi**
Tel: 91-11-4160-8631

**India - Pune**
Tel: 91-20-4121-0141

**Japan - Osaka**
Tel: 81-6-6152-7160

**Japan - Tokyo**
Tel: 81-3-6880-3770

**Korea - Daegu**
Tel: 82-53-744-4301

**Korea - Seoul**
Tel: 82-2-554-7200

**Malaysia - Kuala Lumpur**
Tel: 60-3-7651-7906

**Malaysia - Penang**
Tel: 60-4-227-8870

**Philippines - Manila**
Tel: 63-2-634-9065

**Singapore**
Tel: 65-6334-8870

**Taiwan - Hsin Chu**
Tel: 886-3-577-8366

**Taiwan - Kaohsiung**
Tel: 886-7-213-7830

**Taiwan - Taipei**
Tel: 886-2-2508-8600

**Thailand - Bangkok**
Tel: 66-2-694-1351

**Vietnam - Ho Chi Minh**
Tel: 84-28-5448-2100

### EUROPE

**Austria - Wels**
Tel: 43-7242-2244-39
Fax: 43-7242-2244-39

**Denmark - Copenhagen**
Tel: 45-4450-2828
Fax: 45-4485-2829

**Finland - Espoo**
Tel: 358-9-4520-820

**France - Paris**
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

**Germany - Garching**
Tel: 49-8931-9700

**Germany - Haan**
Tel: 49-2129-376400

**Germany - Heilbronn**
Tel: 49-7131-67-3636

**Germany - Karlsruhe**
Tel: 49-721-625370

**Germany - Munich**
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

**Germany - Rosenheim**
Tel: 49-8031-354-560

**Israel - Ra’anana**
Tel: 972-9-744-7705

**Italy - Milan**
Tel: 39-0331-742611
Fax: 39-0331-166781

**Italy - Padova**
Tel: 39-049-762528

**Netherlands - Drunen**
Tel: 31-416-690399
Fax: 31-416-690340

**Norway - Trondheim**
Tel: 47-7289-7561

**Poland - Warsaw**
Tel: 48-22-3325737

**Romania - Bucharest**
Tel: 40-21-407-87-50

**Spain - Madrid**
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

**Sweden - Gothenburg**
Tel: 46-31-703-60-40

**Sweden - Stockholm**
Tel: 46-8-5090-4654

**UK - Wokingham**
Tel: 44-118-921-5800
Fax: 44-118-921-5820

---

© 2008-2018 Microchip Technology Inc.