## CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>3</td>
</tr>
<tr>
<td>Core Business Culture</td>
<td>3</td>
</tr>
<tr>
<td>Company Vision, Mission and Guiding Values</td>
<td>4</td>
</tr>
<tr>
<td>Vision</td>
<td>4</td>
</tr>
<tr>
<td>Mission</td>
<td>4</td>
</tr>
<tr>
<td>Guiding Values</td>
<td>4</td>
</tr>
<tr>
<td>Culture and Policy Towards Quality</td>
<td>5</td>
</tr>
<tr>
<td>Microchip’s Quality Policy</td>
<td>5</td>
</tr>
<tr>
<td>Quality Certifications</td>
<td>5</td>
</tr>
<tr>
<td>Quality Management System (QMS)</td>
<td>6</td>
</tr>
<tr>
<td>Quality Documentation</td>
<td>7</td>
</tr>
<tr>
<td>Document Management System</td>
<td>7</td>
</tr>
<tr>
<td>Process/Product Realization</td>
<td>8</td>
</tr>
<tr>
<td>New Technology Development</td>
<td>8</td>
</tr>
<tr>
<td>New Product Development</td>
<td>8</td>
</tr>
<tr>
<td>Manufacturing Quality</td>
<td>11</td>
</tr>
<tr>
<td>Statistical Techniques and Defect Prevention</td>
<td>12</td>
</tr>
<tr>
<td>Product Traceability</td>
<td>13</td>
</tr>
<tr>
<td>Qualification System</td>
<td>14</td>
</tr>
<tr>
<td>Die Qualification Methods</td>
<td>15</td>
</tr>
<tr>
<td>Package Qualification Methods</td>
<td>16</td>
</tr>
<tr>
<td>Ongoing Reliability</td>
<td>17</td>
</tr>
<tr>
<td>Reliability Monitoring Methods</td>
<td>17</td>
</tr>
<tr>
<td>Reliability Data</td>
<td>18</td>
</tr>
<tr>
<td>Total Endurance™ Software</td>
<td>18</td>
</tr>
<tr>
<td>Monitoring and Measurement</td>
<td>19</td>
</tr>
<tr>
<td>Establishing Quality Goals/Key Process Indicators (KPIs)</td>
<td>19</td>
</tr>
<tr>
<td>Internal Quality System Audits</td>
<td>20</td>
</tr>
<tr>
<td>Corrective and Preventive Action System (CA/PA System)</td>
<td>20</td>
</tr>
<tr>
<td>Other Improvement Tools and Techniques</td>
<td>21</td>
</tr>
<tr>
<td>Customer Support</td>
<td>22</td>
</tr>
<tr>
<td>Customer Interface System</td>
<td>22</td>
</tr>
<tr>
<td>Order Entry and Delivery</td>
<td>22</td>
</tr>
<tr>
<td>Return Material (RMA)</td>
<td>22</td>
</tr>
<tr>
<td>Failure Analysis</td>
<td>23</td>
</tr>
<tr>
<td>Change Management and Customer Communication</td>
<td>24</td>
</tr>
<tr>
<td>Contract and Specification Review</td>
<td>25</td>
</tr>
<tr>
<td>Customer Satisfaction Survey</td>
<td>26</td>
</tr>
<tr>
<td>Development System Returns</td>
<td>26</td>
</tr>
<tr>
<td>Worldwide Website</td>
<td>26</td>
</tr>
<tr>
<td>Technical Assistance</td>
<td>26</td>
</tr>
</tbody>
</table>
INTRODUCTION

Microchip Technology Inc. is a leading provider of microcontroller, analog and Flash-IP solutions, providing low-risk product development, lower total system cost and faster time-to-market for thousands of diverse customer applications worldwide. Headquartered in Chandler, Arizona, Microchip offers outstanding technical support along with dependable delivery and quality.

The purpose of this handbook is to provide you with an overview of Microchip’s core business culture, Quality Management System (QMS) and customer interface systems that are designed and deployed to ensure excellence in product quality, customer service and overall customer satisfaction.

CORE BUSINESS CULTURE

At the center of Microchip’s core business culture are our Mission, Guiding Values and Aggregate System Model. These corporate principles provide our employees with constancy of purpose while allowing them the flexibility to be creative and innovative to meet customer needs. Our Aggregate System Model defines the interrelationship of all our business systems and resources to achieve our mission and strategic goals. This model is designed so that our company culture, systems, practices, policies and employees work in unison to achieve Microchip’s performance potential.
COMPANY VISION, MISSION AND GUIDING VALUES

Our Vision and Mission Statement define our business and our direction for success. Our Guiding Values provide the core principles that define our culture and the way we do business. They establish the framework for all decision making regarding the quality of our products or services, or the way we treat our customers, suppliers and employees, or the way we determine our business strategies.

Vision

Be the very best embedded control solution company ever.

Mission

Microchip Technology Incorporated is a leading supplier of field-programmable embedded control solutions by delivering the popular PIC® microcontrollers; a broad spectrum of innovative analog products, related non-volatile memory products and Flash-IP solutions. In order to contribute to the ongoing success of customers, shareholders and employees, our mission is to focus resources on high value, high quality products and to continuously improve all aspects of our business, providing an industry leading return on investment.

Guiding Values

Quality Comes First: We are on a relentless quest for perfection and are committed to the goal of zero defects. We will perform correctly the first time and maintain ISO/TS 16949 quality system certification to ensure customer satisfaction. We employ the aggregate system so that all employees anticipate problems and implement root cause solutions using effective and standardized improvement methods. We believe that quality is built-in and not inspected out and that when quality comes first, reduced costs follow.

Customers Are Our Focus: We establish successful customer partnerships by exceeding customer expectations for products, services and attitude. We start by listening to our customers, earning our credibility by producing quality products, delivering comprehensive services and meeting commitments. We believe each employee must effectively serve their internal customers in order for Microchip’s external customers to be properly served.

Continuous Improvement is Essential: We utilize the concept of “Vital Few” to establish our priorities. We concentrate our resources on continuously improving Vital Few while empowering each employee to make continuous improvements in their area of responsibility. We strive for constructive and honest self-criticism to identify improvement opportunities.

Employees Are Our Greatest Strength: We design jobs and provide opportunities promoting employee teamwork, productivity, creativity, pride in work, trust, integrity, fairness, involvement, development and empowerment. We base recognition, advancement and compensation on an employee’s achievement of excellence in team and individual performance. We provide for employee health and welfare by offering competitive and comprehensive employee benefits.

Products And Technology Are Our Foundation: We make ongoing investments and advancements in the design and development of our manufacturing process, device, circuit, system and software technologies to provide timely, innovative, reliable and cost effective products that give our customers the freedom to innovate for today and tomorrow.

Total Cycle Times Are Optimized: We focus resources to optimize cycle times to our internal and external customers by empowering employees to achieve efficient cycle times in their area of responsibility. We believe that cycle time reduction is achieved by streamlining processes through the systematic removal of barriers to productivity.

Safety Is Never Compromised: We place our concern for safety of our employees and community at the forefront of our decisions, policies and actions. We are all individually and collectively responsible for safety.

Profits and Growth Provide for Everything We Do: We strive to generate and maintain industry leading rates of company profits and growth, as they allow continued investment in the future, enhanced employee opportunity, and represent the overall success of Microchip.

Communication Is Vital: We encourage appropriate, honest, constructive and timely communication in company, customer, investor, government and community relationships to resolve issues, exchange information and share knowledge.

Suppliers, Representatives and Distributors Are Our Partners: We strive to maintain professional and mutually beneficial partnerships with those suppliers, representatives, distributors, design houses and consultants who are an integral link in the achievement of our mission and guiding values.

Professional Ethics Are Practiced: We manage our business and treat customers, employees, shareholders, investors, suppliers, channel partners, community and government in a manner that exemplifies our honesty, ethics and integrity. We recognize our short and long term fiscal, social and environmental responsibilities and are proud to serve as an equal opportunity employer.
CULTURE AND POLICY TOWARDS QUALITY

At Microchip, every organization, business unit and individual owns the quality of their output, which encompasses products, software, processes and services. Our progressive culture is due to a consciously designed working environment in which all organizations understand and embrace the company’s Quality Policy and practice a common set of values to achieve the company’s quality goals. The relatively flat organizational structure provides a flexible framework within which multiple disciplines can work together and provide customers with high-quality results that are consistent with their technical and business needs.

MICROCHIP’S QUALITY POLICY

In order to meet or exceed customer expectations at a reduced cost, we encourage our employees to support continuous improvement, anticipate problems and implement root cause solutions.

QUALITY CERTIFICATIONS

Microchip Technology Inc. is an ISO/TS 16949 certified company. A set of common certifications for Microchip’s corporate and other facilities around the world is available for viewing online at www.microchip.com/quality. Additional certificates include ISO 14001 and OHSAS 18001.

Corporate Office
• Chandler, AZ, USA

Manufacturing
• Fabrication Sites: Tempe (AZ), Gresham (OR)
• Assembly and Test Sites: Thailand

Product Design and Development
• Chandler (AZ)
• Chennai (India)
• Bucharest (Romania)
• St. Sulpice (Switzerland)
• Hauppauge (NY)
• Austin (TX)
• San Jose (CA)
• Bangalore (India)
• Norristown (PA)
• Karlsruhe (Germany)
• Manilla (Philippines)
QUALITY MANAGEMENT SYSTEM (QMS)

Microchip’s Quality Management System (QMS) serves as the foundation for customer satisfaction and continuous improvement in all aspects of operation. The QMS is based on a customer-supplier partnership and provides a framework for managing the activities used to develop and deliver quality products that consistently satisfy customer and other external requirements. This QMS is deeply rooted in Microchip’s culture, corporate mission, company values, business principles, actions and results. Improvement to the QMS is an ongoing process that cascades throughout Microchip’s organization.

Microchip’s quality system has undergone tremendous expansion over the years due to organizational growth, product diversity, acquisitions and global environmental initiatives. In spite of the many changes, Microchip has continued to maintain and improve upon our core QMS infrastructure, our business practices and our quest towards achieving zero defects. The strength of this strategy lies in an adherence and improvement to a ‘value-added’ based QMS framework centered on the ISO/TS 16949 standard that is aimed at the development of a quality management system which provides for continual improvement and emphasizes defect prevention.

Figure 1 illustrates the key elements within Microchip’s QMS. Based on customer feedback, internal needs and findings, Microchip’s business processes enable the appropriate individuals to review and make decisions on how to best realize and transform these inputs into actionable activities, business practices, results and deliverables utilizing the processes and systems embedded within the QMS (resource provision, monitoring and measurement and customer support).

Figure 1: Microchip’s Quality Management System
Quality Documentation

Activities affecting quality are defined and formally communicated via documented procedures. These documents include criteria for ensuring all necessary products and process control activities have been completed and that requirements have been satisfied. All documents are reviewed and approved for accuracy and are maintained under revision control.

The Quality System documentation structure can be represented by various levels of information, as depicted in Figure 2.

**Quality Policy, Mission, Vision and Values:** Provide fundamental guidance for managing business operations and activities within the organization.

**Quality Manual:** Describes the organization’s Quality Management System and serves as the basis for all other quality-related documentation. Quality Management includes all the activities that the organization carries out in an effort to implement the company’s quality policy. These activities include quality planning, quality control, quality assurance and quality improvement.

**Departmental Operations Guide (DOG):** Describes the fundamental roles and responsibilities of the individual departments within an organization, including process-based inputs, outputs and key performance indicators.

**Process Instruction:** General procedures and/or detailed instructions for quality-related activities.

**Quality Records:** Provide objective evidence which shows how well a quality requirement is being met or how well a quality process is performing. These records serve to document what has happened in the past.

![Figure 2: Quality Documentation Structure](image)

Document Management System

Microchip utilizes a centralized electronic document management system to help the company streamline documents and enable employees to efficiently share and communicate information across all Microchip locations worldwide. The company’s Corporate Document Management Organization is responsible for maintaining the accuracy and integrity of the various levels of documentation (including records) by ensuring that:

- Documents are approved for adequacy prior to issue
- Documents are reviewed and updated per established processes
- Documents are revision controlled and are available at point of use
- Obsolete documents are prevented from unintended use
- Records are properly stored and remain legible, readily identifiable and retrievable
New Technology Development

The electronics and semiconductor industry is constantly advancing and improving. Microchip is committed to providing customers with a variety of innovative and high-performance solutions to meet their design challenges. Engaging in new technology research and development is a vital element in Microchip’s strategy of implementing new processes and products. Microchip’s technology development activities focus on introducing new fabrication processes that serve as a platform for designing and manufacturing new and improved products.

Microchip’s new technology development program utilizes a phased approach based on the Advanced Product Quality Planning (APQP) methodology (see Figure 3).

Once a technology is chosen and the program’s goals and objectives are defined, a cross-functional development team—consisting of representatives from the design, modeling, process integration, technology development engineering, manufacturing engineering, and quality/reliability organizations—is assembled to launch the project and oversee the program through implementation. Typically, a product driver is identified and used during the development activities. The team seeks inputs and assistance from representatives from manufacturing and other support organizations throughout the various phases of the program. The primary inputs to a technology development project are the Technology Objective Specification (TOS), the Technology Business Plan (TBP) and the Design Objective Specification (DOS) of the product used in validating the technology.

The key components of Phase III are initial process development; engagement with manufacturing to plan for equipment, tooling, and facilities requirements; and the establishment of a process qualification plan with well-defined acceptance criteria. In Phase IV, the design parameters of the process are confirmed using a manufactured version of the product to validate that both process and product requirements are met.

A successful technology development project results in a stable and reproducible process that can be released to the production environment for the development of new products.

New Product Development

New product development activities are also based on the APQP methodology. Product planning is driven by representatives from the various product divisions, who are responsible for ensuring that product design requirements are met. They also ensure that the necessary controls are in place so that the products and processes achieve the desired functional performance objectives and quality goals. Throughout the product development process, systematic and analytical techniques aimed at proactively identifying and eliminating potential failure modes are applied to prevent the release of a deficient design and to ensure its manufacturability during volume production.
The new product development (NPD) work flow is depicted in Figure 4. New product ideas can originate from customers, market studies, or from internal product design and development teams. Marketing analysis and technical feasibility reviews are performed for those ideas that fit into the Company’s strategic direction. Once a decision has been made to proceed with a new product concept, a cross-functional NPD team is formed to define and formalize a detailed product plan and implementation strategy (Figure 5). The team is typically composed of core members, but also utilizes a variety of skill sets and expertise provided through representatives of supporting organizations.

During the product planning phase, the team establishes the project timeline; functional requirements for the product; the resources (staff, procedures, hardware, software, materials, etc.) needed to execute the plan; the verification and validation plans; and the quality criteria necessary for product acceptance and release. Throughout the program, the NPD cross-functional team tracks the progress of the project via key milestones that have been defined according to the methodology outlined by the APQP product development work flow. A Design Objective Specification (DOS) is created to define and document the specific product requirements and functional performance goals. This document is required as an input to the device design activities and to formulate the production methodology. The new product development process is subdivided into a number of phases. Each phase is comprised of a collection of related process steps that, when completed, comprise a major product development milestone. At each milestone, the NPD team members convene and review the objectives and requirements for that milestone. The team utilizes an online product tracker that contains comprehensive lists (e.g. checklists) of crucial tasks that need to be completed at the end of that milestone. This ensures that important steps are not overlooked and that any identified issues are ultimately resolved before completion of the milestone and/or prior to product release. If all requirements are satisfied and approved by all team members, the team proceeds to work towards fulfilling the requirements and objectives of the next NPD milestone.

Typical milestones and reviews occur at:

- **Design Objectives Specification Review:** This review is for the NPD team responsible for post-silicon activities and product release, to understand and assess the design requirements of the product and its feasibility for manufacturability.

- **Pre-Silicon Design Review:** This review occurs during and/or at the end of each device design. The Pre-Silicon Design Review enables other designers and organizations to perform a feasibility review on the DOS requirements from a device design perspective. As the design activities progress, the team verifies the device design to the DOS using simulation and other analytical techniques with the objective of minimizing the possibility of errors and incompatibilities prior to first silicon tape-out.

- **Stream-Out Review – Fabrication:** The product development team revalidates the feasibility of the development project just prior to the tape-out of first silicon. At this point in the development project, the team is expected to have clear plans leading toward a whole product solution. These plans, along with a revalidation of the prior review material, represent the vast majority of this review. Upon team approval of this review, the device reticle is produced to build first silicon necessary for validation activities.

- **Release to Production (RTP):** The review at RTP allows the team to validate the design and manufacturability, using ‘built’ silicon, via functional testing, device characterization and through extensive qualification and reliability testing. This aspect of the review focuses on whether or not the team has met the requirements of a production-worthy product. If the validation results meet the acceptance criteria, and if all other requirements of APQP requirements have been completed (e.g. designation of special characteristics; creation/review of Failure Mode Effects Analysis (FMEA); development of control plans to identify critical process steps and their associated control specifications, etc.), the product is released to production. RTP review also gauges how close the team is to having a whole product solution. This aspect of the review focuses on customer deliverables, sales collateral and the ability to service customer demand.
Figure 4: New Product Development

Figure 5: Cross-Functional New Product Development Team
MANUFACTURING QUALITY

The manufacturing quality portion of this handbook consists of the processes that aid in the transformation of silicon to final product.

Microchip is a global competitor providing local services to the world's technology centers. Microchip's manufacturing capabilities include wafer fabrication, wafer probing, assembly and final product test as illustrated in Figure 6. Specifications are maintained under revision control for all fabrication, assembly and test operations.

After the product design and process have been successfully validated, the product is formally released to production. The wafer fabrication process consists of several sub-processes, generally performed as follows:

- A layer of oxide is grown on the surface of a silicon wafer. Because the oxide can be removed by etching, it provides a tool for placing patterns (mask) onto the wafer and selectively introducing the dopants required by the specific device.
- After oxidation, a photo resist chemical is dispensed on the wafer. The wafer is aligned with the mask and exposed to ultra-violet light to produce a pattern on the wafer. The wafer is ‘etched’ to leave specific areas of exposed silicon for implantation of dopants to a prescribed concentration and profiles.
- Dopants are further diffused into the wafer by placing the wafers in furnaces where heat is applied.
- A deposition process is used to deposit a thin film of specific material over the wafer for the purpose of isolation, planarization, providing a conductive layer, or adding a protective layer.
- The sub-process cycle is repeated several times, depending on the device under fabrication.

The final fabrication operation involves putting a protective seal over the circuit by depositing a thin coating of material over the entire wafer surface. The completed wafers are sent to Map and Probe for wafer level testing, where failed die are identified. After test, the wafers are packed and sent for package, assembly and test.

During assembly, individual good and bad die are separated. Once the package type has been determined, the die is attached to an appropriate carrier (e.g., lead frame paddle for plastic packages). The device is then processed through wire bond, where thin wires are used to connect the die bonding pads to the package leads. Packages are then sealed with a lid or molding compound and marked with the part number and other product identifiers. The packages are processed through electrical test, quality control sample test and final visual inspection to verify functional and visual/mechanical performance.

Figure 6: General Wafer Fabrication, Assembly and Test Flow
SPC monitors, tests and inspections are utilized throughout the manufacturing process to ensure that process control and product performance requirements have been met and to drive problem resolution and continuous improvement throughout the manufacturing operations.

**Qualification and Training of Employees**

Microchip’s corporate training philosophy addresses both the technical and human aspects of doing business. As part of the employee development process, managers and supervisors identify the quality-related responsibilities for each employee, define the employee’s training needs and ensure that the employee completes all necessary training to perform his or her job.

Microchip’s Employee Development organization offers a wide range of courses which focus on enabling employees to develop the necessary skills to perform their jobs well. Programs have been created in support of Microchip’s Strategic Vision and Guiding Values, addressing the requirements of production specialists, engineers, technicians, managers and team leaders, project managers and administrative and support personnel. Courses are offered on technical subjects, manufacturing operations, leadership, project management, problem solving, decision making, statistics, quality improvement, team building and business practices. In addition, employees routinely attend external seminars, universities and distance learning programs to enhance their technical and management expertise.

The Manufacturing Training organizations are responsible for developing employee training plans and for qualifying and certifying personnel for the various processes and tools they operate. In addition, manufacturing personnel are trained in cleanroom protocols, basic SPC and control charting, the Microchip Quality Management System and other subjects that promote problem solving and continuous improvement.

**Statistical Techniques and Defect Prevention**

Microchip employs various statistical techniques to characterize, control and reduce variability of production processes. To do this, the Engineering and Manufacturing organizations establish minimum process requirements and apply appropriate statistical analysis techniques including:

- Design analysis and elimination of potential problems and failure mechanisms.
- A reference standard for the process based on process qualification and capability studies.
- Statistical tools to provide real-time process analysis and feedback.
- Statistical tools (e.g., design of experiments, Pareto analysis, trend charts, probability plots, reliability analysis techniques) to identify top problems, assignable cause and direct improvement actions through internal corrective and preventive action systems.

Specific applications of these techniques are:

- Engineering’s application of continuous improvement is based on FMEA methodology used during product development, verification and validation and enhancement activities.
- In-line process control using statistical process control (SPC) charts and parametric electrical testing to monitor performance and alert operators of abnormal conditions.
- Off-line analysis of designed experiments (DOE), defect density data, yield and parametric electrical test data.
- The establishment of acceptance limits and monitoring of final test and outgoing quality levels.
- Device reliability predictions based on ongoing reliability monitor results.

Microchip emphasizes that the effective implementation of these statistical techniques is dependent upon the existence and adequate application of all other basic elements of the total quality system.
Product Traceability

Product identification and traceability of material within the manufacturing operation is important to ensure correct lot processing, proper material control and to support problem-solving efforts during all stages of production and delivery. Microchip’s traceability system has been designed to provide forward and backward traceability data based on the information contained within the part marking scheme. Product traceability is initiated during the order-entry process and continues through manufacturing and the final shipment of the product to the customer. As part of Microchip’s standard part marking scheme, parts or packages are physically marked with a unique 7-digit trace code: – YYWWNNN, where:

\[
\text{Trace Code = YYWWNNN}
\]

- **15**: Last 2 digits of calendar year
- **27**: Signifies calendar work week
- **3CA**: Signifies alphanumeric internal code for traceability

The combination is fully traceable to:

- Wafer lot number and location
- Assembly lot number and location
- Test lot number and location
- Final shipment to the customer
- Associated logs and records

Note: Where package size does not allow for the full 7-digit trace code, marking abbreviated formats have been defined to support traceability requirements.
QUALIFICATION SYSTEM

Microchip’s qualification process is directed at ensuring that new products are evaluated, characterized and qualified per specified requirements. The process provides a statistical basis to determine and validate the levels of expected quality and reliability. As inputs to the process come from several functions of the organization, the qualification process is conducted in a cross-functional team environment. The team operates using a fully documented qualification process which sets forth guidelines for standard qualifications, monitoring and sampling procedures. A set of baseline specifications is maintained that states which changes require re-qualification. These process changes can only be made after successful demonstration of reliability performance. This procedure results in a reliable field performance, while enabling the smooth phase-in of improved designs and product capability.

Listed below are the types of qualification tests typically performed to confirm product performance to design objectives (see Table 1 and Table 2). Also provided is a brief description of test purpose and method/conditions. Detailed testing procedures and acceptance criteria are documented in Microchip’s Worldwide Quality Conformance Requirements specification.

The Die Qualification Flow can be summarized as below:

NOTE: Changes are reviewed/approved through the Change Control Board. Customers are notified through PCN. See “Customer Support” for additional details.
<table>
<thead>
<tr>
<th>Die Tests</th>
<th>Industry Standard</th>
<th>Test Purpose</th>
<th>Method/Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>ELFR (Early Life Failure Rate)</td>
<td>MIL-STD-883</td>
<td>The test is designed to accelerate random failure modes.</td>
<td>125°C for 48 hours or 150°C for 24 hours at the maximum V_{DD} at which the device is guaranteed. Tri-temp test at 1 and 48 hours at 125°C or 0 and 24 hours for the 150°C test. Typical sample size/lot = 800.</td>
</tr>
<tr>
<td>Dynamic Life Test or HTOL</td>
<td>MIL-STD-883,</td>
<td>Test is designed to accelerate random failure modes. Devices are exercised at high temperature to simulate field life.</td>
<td>125°C for 1008 hours or 150°C for 408 hours at the maximum V_{DD} at which the device is guaranteed. Tri-temp test at 0, 48 and 1008 hours at 125°C or 0, 24 and 408 hours for the 150°C test. Typical sample size/lot = 600.</td>
</tr>
<tr>
<td>Retention Bake</td>
<td>MIL-STD-883,</td>
<td>Used to accelerate charge loss/gain in the memory cells.</td>
<td>150°C for 1008 hours or 504 hours at 175°C. Room and hot temp test at 0, 168 and 1008 hours or 0, 96, 504 hours for the 175°C test. Test only required for devices with non-volatile memory that can be rewritten—EEPROM, Flash, etc. The devices must be preconditioned with endurance. Typical sample size/lot = 231</td>
</tr>
<tr>
<td>Endurance Cycle (EEPROM/Flash)</td>
<td>MIL-STD-883,</td>
<td>Continuous write/erase cycles are used to accelerate potential failure modes, which may occur in the memory array and peripheral circuitry during normal operation.</td>
<td>Erase/Write (block/page/byte) cycles per qualification plan, with equivalent maximum cycles that are guaranteed by the data sheet. Typical sample size/lot = 308 (231 for EDR-Bake; 77 for EDR DLT).</td>
</tr>
<tr>
<td>Endurance + DLT</td>
<td>MIL-STD-883,</td>
<td>Test is for devices with non-volatile memory that can be rewritten (EEPROM, Flash, etc.).</td>
<td>Same requirements as the individual Endurance and DLT tests, with the exception that this DLT, tri-temp testing must be performed at each read point. This test is only required for devices with non-volatile memory that can be rewritten—EEPROM, Flash, etc. Typical sample size/lot = 77.</td>
</tr>
<tr>
<td>ESD - HBM</td>
<td>QCI-30510 (JS-001)</td>
<td>Test is used to determine the sensitivity of the ESD protection circuitry of a component to electrostatic discharge.</td>
<td>Should meet 2000V. Required 500V, 1000V and 2000V testing. Engineering data can be collected above 2000V (i.e., 4000V). Pre- and post-room and hot temperature testing. Typical sample sizes/lot = # of voltage steps ×3 devices.</td>
</tr>
<tr>
<td>ESD – Machine Model</td>
<td>QCI-30510 (JESD-A115)</td>
<td>Should meet minimum 200V Required 100V and 200V testing. Engineering data can be collected above 200V (e.g., 300V, 400V). Pre- and post-room and hot temperature testing. Typical sample sizes/lot = # of voltage steps ×3 devices.</td>
<td></td>
</tr>
<tr>
<td>ESD Induced Latch-Up Test</td>
<td>JESD78</td>
<td>To categorize the latch-up susceptibility for all microcircuits.</td>
<td>Must be performed to determine product capability for engineering information. Data collected is for information only and not required for qualification of release to production. Typical sample size/lot = 5.</td>
</tr>
<tr>
<td>Charge Device Model ESD Test</td>
<td>AEC Q100-011 (ANSI/ ESD STM 5.3.1)</td>
<td>To categorize the electrostatic sensitivity using charge device model for microcircuits.</td>
<td>Should meet a minimum of 500V on all pins with corner pins at 750V. Required 250V, 500V on all pins with corner pins at 750V. Engineering data can be collected at 1000V and 2000V. Customer may request data for their specific package. Pre- and post-room and hot temperature testing. Typical sample size/lot = # of voltage steps ×3 devices.</td>
</tr>
<tr>
<td>Latch-up Current Injection and Over Voltage</td>
<td>QCI-30521 (JESD78)</td>
<td>$±100$ mA injection on I/O pins with a clamp of $1.5x$ maximum $V_{SUPPLY}$. On the positive injection and $0.5x$ maximum $V_{SUPPLY}$ on the negative injection (not to exceed $V_{ABE}/V_{MSV})$. $V_{SUPPLY}$ pin shall be stressed at $1.5x$ maximum $V_{SUPPLY}$ with a $100$ mA clamp (not to exceed $V_{ABE}/MSV)$. Stress 6 devices per temperature (room and maximum operating temperature). Pre- and post-room and hot temperature testing. Typical sample size/lot = 12.</td>
<td></td>
</tr>
<tr>
<td>Electrical Distribution</td>
<td>AEC Q-100-009</td>
<td>Data log parameters at room, hot, and cold temperatures at $V_{CC}$ min/max and Frequency min/max. Typical sample size/lot = 30.</td>
<td></td>
</tr>
</tbody>
</table>
Table 2: Package Qualification Methods

<table>
<thead>
<tr>
<th>Package Tests</th>
<th>Industry Standard</th>
<th>Test Purpose</th>
<th>Method/Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bond Strength</td>
<td>MIL-STD-883 Method 2011</td>
<td>To ensure that lead bonded devices meet established lead bond strength limits and to ensure that no bond degradation occurs during the sealing process.</td>
<td>Devices are subjected to simulated seal cycle using a heater plate and pre-seal units are pulled (2 grams for aluminum and 3 grams for gold—0.001” diameter wire). Bond Shear: JESD22-B116. Bonds of pre-sealed units are sheared and examined visually. The shear force shall exceed the minimum recommended bond shear value mentioned in the standard. Typical sample size/lot = 15.</td>
</tr>
<tr>
<td>Coplanarity</td>
<td>QCI-33003</td>
<td>To verify the coplanarity on leads.</td>
<td>Lead &gt; 4 mils out of common plane is considered fail. Typical sample size/lot = 30.</td>
</tr>
<tr>
<td>HAST</td>
<td>JESD22-A110</td>
<td>To determine the effects of high temperature and high humidity on package.</td>
<td>Devices tested are subjected to 130°C, 85% RH or 110°C, 85% RH at 264 hours and maximum data sheet operating voltage. After 96 hours the devices are functionally tested at 25°C and hot temperature. Typical sample size/lot = 231.</td>
</tr>
<tr>
<td>UHAST</td>
<td>JESD22-A118</td>
<td>To determine the effects of high temperature and high humidity without electrical bias on package.</td>
<td>Devices are exposed to conditions of 130°C, 85% RH for 96 hours or 110°C, 85% RH for 264 hours—full functional test at 25°C. Typical sample size/lot = 231.</td>
</tr>
<tr>
<td>Temperature – Humidity Without Bias (TH)</td>
<td>JESD22-J101</td>
<td>85°C 85% RH, 1000 hours. Typical sample size/lot = 231.</td>
<td></td>
</tr>
<tr>
<td>High Temperature Storage Life (HTSL)</td>
<td>MIL-STD-883 Method 1033 or JESD22-A103</td>
<td>To determine the effects of time and temperature, under storage conditions, for thermally activated failure mechanisms and time-to-failure distributions of solid state electronic devices.</td>
<td>Devices are subjected to 175°C, 504 hours—functionally tested at 25°C hot temperature. Typical sample size/lot = 45.</td>
</tr>
<tr>
<td>Physical Dimensions</td>
<td>JESD22-B100</td>
<td>To verify that the external physical dimensions of the device conform to drawing dimensions.</td>
<td>JESD22-B100. Dimensions verified for body, lead length, space between leads, etc. Typical sample size/lot = 2.</td>
</tr>
<tr>
<td>Lead Integrity</td>
<td>JESD22-B105</td>
<td>To check the resistance of the leads to metal fatigue.</td>
<td>Devices are subjected to 3 bend stress cycles, followed with a visual inspection. Specification-appropriate sample sizes.</td>
</tr>
<tr>
<td>Solderability</td>
<td>JESD22-B102</td>
<td>To evaluate the solderability of terminations that are joined by soldering.</td>
<td>Specimens are immersed in flux and dipped in a 245°C, ±5°C molten solder bath. Typical sample size/lot = 22.</td>
</tr>
<tr>
<td>Temperature Cycle</td>
<td>JESD22-A104</td>
<td>To determine the resistance of a part exposed to extremes of high and low temperatures and to the effect of alternate exposures to these extremes.</td>
<td>JESD22-A104. Devices are subjected to 500 thermal cycles alternating between −65°C and +150°C. Typical sample size = 231.</td>
</tr>
<tr>
<td>Tin Whisker</td>
<td>JESD22-A121</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Visual</td>
<td></td>
<td>To perform a visual inspection of the device for visual/mechanical criteria.</td>
<td>PI-91081B. Devices are inspected for defects or damage to case, leads or seals, or illegible markings. Specification-appropriate sample sizes.</td>
</tr>
<tr>
<td>Endpoint Electrical</td>
<td></td>
<td>To determine device functionality.</td>
<td>Devices are tested to electrical test specifications. Specification-appropriate sample sizes.</td>
</tr>
<tr>
<td>Lead Finish</td>
<td>MIL-STD-883 Method 2025</td>
<td>To determine the integrity of all primary and undercoat lead finishes.</td>
<td>A bend stress is applied to randomly selected leads from each device. Specification-appropriate sample sizes.</td>
</tr>
</tbody>
</table>
Ongoing Reliability

Once a product has been qualified, Microchip employs a reliability monitor system to verify that the level of quality and reliability demonstrated during the qualification process is maintained over time.

Listed below are the types of monitor tests typically performed to confirm continued product attribute performance (see Table 3). The test methods and conditions are equivalent to those performed during qualification.

Occasionally tests are combined to create sequential tests (commonly used reliability tests executed one after another using the same devices). Microchip performs sequential testing to simulate the interaction of worst-case environmental conditions experienced in field applications. Surface-mount devices are preconditioned (bake, moisture soak, convection reflow) prior to the package tests to accurately emulate the assembly process performed by customers. As a result, Microchip's reliability monitor data provides a clear indication of expected field reliability.

Table 3: Reliability Monitoring Methods

<table>
<thead>
<tr>
<th>Test</th>
<th>Industry Standard</th>
<th>Die/Package</th>
<th>Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lead Integrity</td>
<td>JB105, condition A/C</td>
<td>Die/Package</td>
<td>Typical sample size/lot = 45.</td>
</tr>
<tr>
<td>UHAST</td>
<td>JESD22-A118</td>
<td>Package</td>
<td>130°C 85% RH for 96 hours or 110°C 85% RH for 264 hours. Typical sample size/lot = 77.</td>
</tr>
<tr>
<td>Electrical Test</td>
<td>PDC/Test spec at room or hot</td>
<td>Package</td>
<td>–65°C to 150°C, 100 cycles 25°C. Typical sample size/lot = 77.</td>
</tr>
<tr>
<td>Temperature Cycle</td>
<td>JESD22-A014</td>
<td>Package</td>
<td>–65°C to 150°C, 100 cycles 25°C. Typical sample size/lot = 77.</td>
</tr>
<tr>
<td>Electrical Test</td>
<td>PDC/Test spec at room or hot</td>
<td>Package</td>
<td>245°C solder. Typical sample size/lot = 5.</td>
</tr>
<tr>
<td>Solderability</td>
<td>JESD22-B102</td>
<td>Package</td>
<td>130°C 85% RH or 110°C 85% RH at 264 hours maximum data sheet operating voltage for 96 hours. Typical sample size/lot = 77.</td>
</tr>
<tr>
<td>HAST</td>
<td>JESD22-A110</td>
<td>Package</td>
<td>130°C 85% RH or 110°C 85% RH at 264 hours maximum data sheet operating voltage for 96 hours. Typical sample size/lot = 77.</td>
</tr>
<tr>
<td>Electrical Test</td>
<td>PDC/Test spec at room or hot</td>
<td>Package</td>
<td>125°C for 48 hours or 150°C for 24 hours, at the maximum Vcc at which the device is guaranteed. Electrically test to proper programs listed in PDC/test specification. Pre-testing may require an additional 25°C insertion to program the burn-in pattern. Post-stress-testing to be done at maximum temperature only. Typical sample size/lot = 77.</td>
</tr>
<tr>
<td>ELFR</td>
<td>MIL-STD-883, Method 1005 or AEC-Q100-008</td>
<td>Die</td>
<td>125°C for 1008 hours or 150°C for 408 hours, at the maximum Vcc at which the device is guaranteed. Electrically test to proper programs listed in PDC/test specification. Testing at read points should be done at 85°C only. Pre-testing may require an additional 25°C insertion to program the burn-in pattern. Typical sample size/lot = 77.</td>
</tr>
<tr>
<td>Dynamic Life Test or HTOL</td>
<td>MIL-STD-883, Method 1005</td>
<td>Die</td>
<td>150°C for 1008 hours or 175°C for 504 hours. Electrically test to proper programs listed in PDC/test specification. Testing at read points should be done at 85°C only. Pre-testing may require an additional 25°C insertion to program the burn-in pattern. Typical sample size/lot = 77.</td>
</tr>
<tr>
<td>Retention Bake</td>
<td>MIL-STD-883, Method 1033</td>
<td>Die</td>
<td>Erase/Write (page) cycles at 85°C followed by two 48-hour, 150°C bakes. Erase/Write (block/page/byte) cycles per qualification plan, with equivalent maximum cycles that are guaranteed by the data sheet. Electrically test to proper programs listed in PDC/test specification. Testing at read points should be done at 85°C only. Pre-testing may require an additional 25°C insertion to program the burn-in pattern. Typical sample size/lot = 77.</td>
</tr>
<tr>
<td>Endurance (Pre-condition)</td>
<td>MIL-STD-883, Method 1033 QCI-30540</td>
<td>Die</td>
<td>Erase/Write (page) cycles at 85°C followed by two 48-hour, 150°C bakes. Erase/Write (block/page/byte) cycles per qualification plan, with equivalent maximum cycles that are guaranteed by the data sheet. Electrically test to proper programs listed in PDC/test specification. Testing at read points should be done at 85°C only. Pre-testing may require an additional 25°C insertion to program the burn-in pattern. Typical sample size/lot = 77.</td>
</tr>
</tbody>
</table>
Reliability Data

Microchip’s products provide competitive leadership in reliability with demonstrated performance.

Detailed Microchip product reliability reports are published quarterly and are accessible via Microchip’s website at www.microchip.com.

Total Endurance™ Software

Endurance is the measure of the number of times an EEPROM can be erased and rewritten. Since differing criteria are often used by suppliers when determining EEPROM endurance, it is important that the specific conditions of the study used in this determination be well understood. Unfortunately, the conditions used rarely fit the application being used by the customer. As a result, the actual EEPROM endurance performance in the application may not meet the data sheet specification or the customer’s requirements. The task of determining the true “in-application” endurance prior to implementation becomes guesswork.

Microchip has developed a way to eliminate this guesswork. Through an extensive examination of technology, application and environmental conditions, Microchip has developed a software model capable of accurately predicting EEPROM endurance. This Windows® based endurance prediction tool, called Total Endurance software, allows the user of the software to perform a “what if” analysis of their application and fine tune their design to achieve established reliability requirements. Trade-offs can be examined for several variables. These variables include device type, voltage, temperature, cycling mode, data pattern, number of bytes/cycles, erase/write cycles per day, application life and PPM. These variables have been chosen because they can be directly modified by the customer. The model uses these inputs to generate numerical and graphical outputs of the endurance characteristics for the conditions provided.

The model itself was developed from the results of a comprehensive $2^{(7-4)}$ factorial experiment conducted by a cross-functional team of Microchip engineers. A comparison of model data to endurance data taken from reliability monitors of Microchip’s EEPROM products showed a good fit between curves.

The Total Endurance software is available from local sales representatives, distributors and the Microchip website.
Continuous improvement is a long-term strategy that Microchip follows to improve overall business operations in terms of customer value, customer satisfaction, quality, cost and time to market. Microchip believes that it must constantly measure the effectiveness of its processes in order to fulfill its Quality Policy and Quality Objectives with the goal of producing high-quality products that exceed customer expectations.

Microchip’s quality and continuous improvement program is based on the concept of ‘Zero Defects,’ a management tool aimed at the reduction of defects though prevention and ‘doing it right the first time’. (Reference: Zero Defects: A New Dimension in Quality Assurance). Microchip utilizes a process-based, data-driven approach to improving the quality of its processes, products and systems. This section describes some of the processes, methodologies and techniques that are utilized by Microchip in its quest to achieve ‘Zero Defects’.

**Establishing Quality Goals/Key Process Indicators (KPIs)**

Quality goals and KPIs are established as a means to define, measure, monitor and track performance over time towards the attainment of the stated organizational goals. The goals and KPIs are quantifiable measures that are used to determine if performance is meeting strategic and operational quality (and other) goals that are crucial to the success of the organization. Quality goals and KPIs are instituted across all product and process lines and functional organizations. Indicators primarily focus on quality performance, delivery performance and cycle-times, among other performance metrics.
Internal Quality System Audits

One of the most important goals of an internal quality audit program is to measure the effectiveness of an organization’s Quality Management System. Internal audit results are an important tool that Microchip management uses to assess the health of the company’s Quality Management System and to direct improvement initiatives.

Microchip’s Internal Audit program entails performing a systemic evaluation of Microchip’s processes to:

- Ensure conformance to Microchip’s Quality Management System that is based on ISO9001 and ISO/TS 16949 standard requirements
- Assess if processes/procedures have been implemented successfully
- Evaluate the effectiveness of achieving defined Quality Goals and KPI targeted improvements
- Evaluate data concerning the reduction and elimination of problems
- Provide recommendations for improving operations

Audit results are documented, and any conformance issues are formally managed and resolved through the company’s Corporate Corrective and Preventive Action System.

Corrective and Preventive Action System (CA/PA System)

Microchip’s integrated Corporate Corrective/Preventive Action System (CA/PA System) aims to consolidate the various types of corrective and preventive actions that are initiated as a result of a customer incident and/or external and internal findings (e.g., customer audits, ISO/TS audits, internal audits, supplier issues, etc.). Based on the eight disciplines (8D) approach to problem solving, the goal of the integrated CA/PA System is to ensure that action requests are formally assigned, that the root cause is identified and that corrective/preventive actions are implemented and are effective. The system utilizes a centralized and integrated database (refer to Figure 9), and is accessible to the worldwide organization. The CA/PA System includes formal assignment and tracking of issues through all phases of problem solving. Records of assigned/completed CA/PAs are maintained along with any supporting documentation.

![Figure 9: CA/PA System](image-url)
Other Improvement Tools and Techniques

Microchip utilizes a variety of improvement tools and techniques to understand processes, collect and analyze data, identify causes, generate ideas and make informed decisions on continuous improvement activities. Listed below are some of the types of tools and techniques routinely used within the company.

- **Statistical Process Control (SPC):** A statistics-based quality tool that is applied in order to monitor and control a process. Monitoring and controlling the process ensures that it operates at its full potential.

- **Capability Studies:** A statistical technique used to measure the variability of the output of a process and compare that variability with the product specifications.

- **Design and Process FMEAs:** A preventive methodology for identifying all potential failure modes, determining their effect on the operation of the product/process, and identifying actions to mitigate the potential of failure.

- **Measurement System Analysis:** A statistics-based method of determining how much the variation within the measurement process contributes to overall process variability.

- **Design of Experiments (DOE):** Systematic method to determine the relationship between factors affecting a process and the output of that process in order to manage process inputs and optimize the outputs.

- **5 Why Analysis:** An iterative, interrogative technique used to investigate the cause-and-effect relationship underlying a particular problem with the goal of determining the root cause of the problem.

- **Statistical Bin Limits (SBL):** A wafer-level testing technique that uses a statistical method to determine the typical fallout level of each bin at unit probe.

- **Dynamic Part Average Testing (PAT):** Represents the application of statistical techniques for the removal of abnormal parts during wafer testing. Test limits are set up to identify and remove outliers (die whose electrical parameters are statistically different from the typical part).

- **Good Die in a Bad Neighborhood:** Works on the rationale that defects are normally clustered. The technique identifies a good/passing die that may be surrounded by failing die. These good die are then removed as a precaution.

- **Fail-Proofing Methodologies:** A method of mistake-proofing a process to remove any opportunity for error (e.g. barcode-based entry/processing, automated part presence/position loading and verification, automated recipe loading and verification, etc.)

- **Lean Manufacturing Concepts:** 5S, Kaizen and process mapping are some of the lean manufacturing principles that are incorporated into daily production activities and process improvements.
CUSTOMER SUPPORT

Customer Interface System

Microchip uses a combination of direct sales and distributors to market our products worldwide (Figure 10). The direct sales force is divided into three geographic regions: Americas, Europe and Asia/Pacific. The efforts of the direct sales force are supported by a network of national and regional distributors. To provide consistent support to our customers, both direct sales and distributors have access to Microchip’s corporate interfaces: Marketing and Global Sales. This structure simplifies the communication with customers and encourages a strong working relationship between our customers and our sales support. Our sales support team also has an electronic link to customer-specific data, providing them with the capability to quickly respond to customers’ needs.

Order Entry and Delivery

Customers who are interested in placing orders should contact their local Microchip sales office, sales representative or distributor. Orders can be placed by telephone, fax, EDI or customer-provided purchasing documentation. After the order has been received, confirmed and scheduled, the sales contact will email the customer an acknowledgment of the order, including the Standard Terms that apply to the order. If any changes to the order are required, the customer should notify the local Microchip sales representative or distributor to initiate the change request.

Return Material (RMA)

Microchip strives to ship products that exceed customers’ quality expectations. In the event that a return is necessary, Microchip employs a ‘Return Material Authorization’ (RMA) procedure to efficiently handle customer returns. A customer who wishes to return material should contact the local Microchip sales representative or distributor. After the RMA request has been received and approved, an acknowledgment of the RMA authorization will be sent to the customer. The Microchip sales representative or distributor will contact the customer with instructions on how to process the returns. Any credit and/or replacement parts will be issued upon receipt based on part lead times and urgency of request.
**Failure Analysis**

If a product needs to be returned for Failure Analysis (FA), the customer should contact the local Microchip sales office or sales representative to initiate a request. Microchip’s Failure Analysis teams are highly qualified and skilled on analytical techniques and laboratory failure analysis tools. Failure Analysis support is available for customers in the Americas, Europe and Asia.

The sales contact or Field Application Engineer (FAE) gathers the necessary information, completes and submits the Online FA Request Form with all the appropriate data. Upon receipt of the physical part(s) and the FA Information Form, a Failure Analysis Tracking Number is assigned and an initial evaluation is performed. The results of the initial analysis are forwarded to the customer via the contact identified on the FA Information Form. To facilitate the accurate assessment of the problem, Microchip’s Failure Analysis Engineers work closely with the customer and Field Technical Application Engineers. Once the cause of the failure is identified, a corrective action is initiated (see Figure 9 in CA/PA System section), and the FA Final Report is completed and distributed to the customer via the FAE.

A brief outline of the failure analysis process is shown below.

![Failure Analysis Process Diagram](image)

**Phase I (Verification)**

An initial evaluation involves a series of non-destructive testing and inspection. Curve tracing, acoustic microscopy, X-ray, low magnification visual inspection and diagnostic testing (ATE) are used to verify the customer’s reported failure mode(s). After the testing is complete, an Initial Response report is sent to the customer detailing the results of the analysis.

If the failure cannot be verified through ATE, the Failure Analysis Engineer will attempt to duplicate the customer’s failure mode via a bench set up. If the FA Engineer cannot duplicate the failure mode he or she will work with the FAEs, to duplicate the customer’s methods of failure identification. If the failure cannot be reproduced at this point, the device can be sent back to the customer for further testing.
**Phase II (Fault Isolation) and Phase III (Physical Analysis)**

If the failure has been confirmed after ATE/bench testing, typically the next step is to try to isolate the failure to a specific location on the die. Fault isolation requires destructive testing to isolate the failure and may include several different methods. Decapsulation is done to expose the die/silicon. Emission/EMMI/SEM/E-Beam tools are used as permitted and required to detect visible and infrared light. Focused Ion Beam (FIB) tools may be needed to provide pads for microprobing. This is performed as needed to isolate the failure to a particular circuit block or contact. Delayering is done to remove the device’s passivation, metal and IMD layers to identify the underlying structures and the potential failure mode.

While this is a basic outline, the process for Phases II and III may not necessarily follow these steps in the exact order described and may vary depending on the product. Below is a list of the equipment used to perform the operations described above.

<table>
<thead>
<tr>
<th>Activity/Analysis/Operation</th>
<th>Equipment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inspection</td>
<td>High-/Low-Power Optical Microscope, Confocal Microscope, Scanning Acoustic Microscope, Scanning Electron Microscope, X-ray, 3D Confocal Microscope</td>
</tr>
<tr>
<td>Defect Localization</td>
<td>Light Emission Microscope, OBRICH, Microprobe</td>
</tr>
<tr>
<td>Sample Preparation</td>
<td>Auto Chemical Decapsulation Machine, Laser Decapsulation Machine, Cross Sectioning, Reactive Ion Etcher, Ion Coater, Backside Polishing, Cross Section (package level), Ion Milling, Target Surfacing System</td>
</tr>
<tr>
<td>Material Analysis</td>
<td>EDS/FTIR</td>
</tr>
</tbody>
</table>

**Final Report**

Once the root cause of the failure has been identified, the process used to analyze and identify the failure is documented in a report. Copies of the final report are sent to the requester, Failure Analysis group, Marketing, Sales, Product Manager and any additional personnel as needed. A cross-functional team is assembled to develop a corrective/preventive action plan for the issue. The corrective/preventive actions are implemented and verified through the CA/PA process.

**Change Management and Customer Communication**

The Product/Process Change Notification (PCN) is an announcement that informs customers of product/process changes. Microchip’s Change Notification System is designed to ensure that changes affecting form, fit or function of products (including notifications for key process changes, product obsolescence and changes to development tools) are communicated to interested customers (Figure 12). An automated customer notification service for PCNs is available on Microchip’s website at www.microchip.com/pcn. When customers register for this notification service, they will receive an email whenever a new notification is posted to Microchip’s website. They can customize this automated system to limit their email notifications to only the products/device families of interest. Customers who select this option will still be able to view all other Microchip notifications.
Contract and Specification Review

The contract review process ensures a common understanding of the quality requirements between Microchip and the customer. All customer contractual requirements are reviewed to ensure:

- The scope of the contract is clearly defined.
- Requirements are adequately documented.
- The capability to fulfill the contract exists.
- Any differences between customer requirements and Microchip’s capabilities are identified and resolved.

To address special customer requests that are outside of the Microchip product data sheet, and/or are specific customer requirements (e.g. request for quality/supplier surveys, special processing and/or information/data not available via Microchip’s website or other publications), Microchip employs a Non-Standard Customer Action Request (NSCAR) procedure to formally manage the review of, response to, and fulfillment of any ‘committed to’ requests and/or requirements. To initiate a NSCAR for a custom or special request, customers should contact their local Microchip sales office. (Refer to Figure 13).

Figure 12: Change Flow Process

Figure 13: NSCAR Process Flow
Customer Satisfaction Survey

“Customers Are Our Focus” and “Continuous Improvement Is Essential” are integral parts of Microchip’s Customer Satisfaction Strategy. We employ a systematic approach to understanding areas of customer dissatisfaction, providing the direction and support to address the concerns, taking action to correct the problems, and communicating the results internally as well as externally.

Our customers provide us with data regarding their satisfaction or dissatisfaction with Microchip’s products and service in a variety of ways. Annual customer satisfaction surveys, supplier report cards and returned material (FA and RMA) authorizations provide Microchip with valuable information regarding the level of customer satisfaction. The data is used to help generate a clear picture of the key areas we need to focus on to increase our customers’ level of satisfaction.

Microchip’s broad product line and continuing technological advancements provide customers with reliable, cost-effective solutions that support our customer’s design and application challenges. To maintain our leadership position, the Company is committed to continuous improvement and innovation.

To obtain more information about our full product line or for answers to specific technical or business questions, please call your local Microchip sales and service location.

Development System Returns

It is not uncommon for customers to experience unintended damage to development tools during their development cycle. To ensure timely support, Microchip has established a Service Authorization Request (SAR) procedure to handle rapid replacement of defective development systems to minimize the impact to the customer’s product development activities. The procedure typically provides customers with a replacement unit within 24–48 hours of receipt of the SAR. To initiate an SAR, customers should notify their local Microchip Field Applications Engineer, distributor, or sales representative or visit the Technical Support area at www.microchip.com/support.

Worldwide Website

The Microchip website provides customers with the latest product information and a wide range of support resources including up-to-date technical information, data sheets, application notes, user guides, errata sheets, bug reports and software downloads. The Technical Support area (www.microchip.com/support) enables customers to connect with the user community via our online Forums and with Microchip’s support team using our online Support Ticket system to obtain technical assistance and insights into designing embedded systems. General Microchip information is also available on the website, including current listings of Microchip sales offices and distributors. Visit the Microchip website at www.microchip.com.

Technical Assistance

Microchip employs a highly trained staff of Field Application Engineers (FAEs) and Corporate Application Engineers (CAEs) and maintains a network of qualified technical consultants. Technical support questions should first be directed to the customer’s local Microchip distributor, as most distributor locations have FAEs that have been certified on Microchip’s products. Additional technical help is available through sales representatives, local Microchip sales offices, and regional Microchip FAEs or CAEs. Visit the Global Sales and Distribution page (www.microchip.com/sales) for a complete listing of worldwide sales and support service centers.