AVR274: Single-wire Software UART

Features
- Software implemented UART
- Half-duplex single-wire communication
- Interrupt driven
- Supports baud rates up to 9600 @ 1MHz System Clock
- Compatible with any AVR® supporting external interrupt and a 8-bit timer compare interrupt

1 Introduction

UART communications are usually implemented using separate data wires for reception and transmission. A single-wire UART is using only one wire for communication, and is therefore ideal in low cost solutions where no high-speed full duplex communication is needed. This application note describes a software implementation of a single wire UART. The protocol supports half duplex communication between two devices. The only requirement is an I/O port supporting external interrupt and a timer compare interrupt.
2 Theory of Operation

2.1 UART frame

The UART protocol is an asynchronous serial communication standard. Data is transferred sequentially, one bit at a time. This implementation uses a frame consisting of 8 data bits, one start bit and two stop bits as shown in Figure 2-1. Other implementations may use different frame formats consisting of 5 to 9 data bits, 1 parity bit for error control and 1 stop bit. The line is high when no transmission is ongoing.

![UART frame format](image)

**Figure 2-1. UART frame format**

**Figure 2-2. Serial frame for ASCII ‘a’ (0x61)**

2.2 Transmission

Transmission is initialized by sending the start bit (pulling the line low) for one bit period. The receiver detects the falling edge and is then able to synchronize to the transmitter. The least significant bit of the data bits is sent first.

Open collector outputs are used to drive the line, but if both devices are transmitting at the same time, the transmitter sending a low bit will pull the line low even if the other transmitter is sending a high bit. To handle this situation the UART never starts transmitting while receiving. The transmitter is also sampling the line before transmitting a new bit to make sure the line has not changed since the last bit was transmitted. An error flag is set if a low bit is received when a high bit was last transmitted.

2.3 Reception

Reception is started when the start bit is detected. The data bits are then sampled in the middle of every period. The first data bit is then sampled one and a half bit period after the start bit is detected. This implementation is not using the three samples majority vote found in most hardware UARTs to minimize clock cycles used by the driver.
2.4 Baud Rate

In UART communication speed is defined by the baud rate. The baud rate is in this case equal to the number of bits transmitted per second including the start and stop bits. The receiver and transmitter have to be set up using the same baud rate, or else they will not be able to synchronize. Common baud rates are 4800, 9600, 19200, 28800 and 38400, but other rates may also be used.

2.5 Error Conditions

There are several error conditions that can occur. If the baud rate differs too much on the two devices, they can get unsynchronized. Since the baud rate is dependent on a clock frequency, this problem can occur if the clock differs from the intended value. If using an internal RC oscillator, it is recommended to calibrate it before using the UART. Please refer to relevant application notes on how to calibrate the internal RC oscillator.

The received data byte is stored in a single byte buffer. If the data is not handled before the next byte is received, the buffer is overflowed and old data overwritten. An overflow flag is set if this occur. To help this situation UART speed can be reduced, buffer increased, or the receive routine may be called more frequently if possible.

If a noise pulse forces the line low, the AVR will detect the falling edge and start receiving. If the start bit is received as a high bit the AVR will stop reception and not save any data, but if the noise pulse lasts more than a couple of cycles a corrupted byte will be saved.

Noise may also corrupt a frame under transmission. A bit is sampled only once so the frame will have an incorrect value if only one sample is corrupted by noise. To detect these errors a parity bit can be added to the UART frame.

Since an interrupt driven approach is used, application code may execute in parallel to the UART communication. Note that if other interrupt sources are active this may affect the UART timing and may cause the UART communication to fail.

It is recommended to use the driver in a master/slave configuration where the slave only sends data when requested by the master. This will prevent situations where both devices are transmitting at the same time. If the slave is in an error condition it may signal the master by pulling the UART line low for a specified time. The master’s error flag will then be set, and the communication may be continued when the slave stops pulling the line low.

3 Implementation

The code described in this application note is written as drivers for the UART communication.

3.1 Baud Rate Settings

A timer compare interrupt is used to generate the bit sampling and bit transmission intervals. The timer is set in Clear Timer on Compare (CTC) mode and to generate an interrupt when the timer equals the output compare register. The time between each interrupt is dependent on the system clock, timer prescaler and value in the compare register as shown in Equation 3-1. Setting the compare value to 10 will generate 11 ticks between each interrupt. Baud rate settings are set in the UART header file (single_wire_UART.h).
**Equation 3-1. Baud Rate Calculation**

\[
Baud\ Rate = \frac{System\ Clock}{(One\ Period\ Compare\ Setting + 1) \cdot Timer\ Prescaler}
\]

**Equation 3-2. One Period Compare Setting Calculation**

\[
One\ Period\ Compare\ Setting = \frac{System\ Clock}{Baud\ Rate \cdot Timer\ Prescaler} - 1
\]

Table 3-1 shows timer settings for some common clock speeds and baud rates. The error values are calculated using Equation 3-3.

Table 3-1. One Period Settings for 1, 2, 4 and 8 MHz Oscillator

<table>
<thead>
<tr>
<th>Baud Rate (bps)</th>
<th>1 MHz Oscillator</th>
<th>2 MHz Oscillator</th>
<th>4 MHz Oscillator</th>
<th>8 MHz Oscillator</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>One Period Setting</td>
<td>Prescaler Setting</td>
<td>Error</td>
<td>One Period Setting</td>
</tr>
<tr>
<td>4800</td>
<td>207</td>
<td>1</td>
<td>-0.16%</td>
<td>51</td>
</tr>
<tr>
<td>9600</td>
<td>103</td>
<td>1</td>
<td>-0.16%</td>
<td>207</td>
</tr>
<tr>
<td>19200</td>
<td>NA</td>
<td></td>
<td></td>
<td>103</td>
</tr>
<tr>
<td>4800</td>
<td>103</td>
<td>8</td>
<td>-0.16%</td>
<td>207</td>
</tr>
<tr>
<td>9600</td>
<td>51</td>
<td>8</td>
<td>-0.16%</td>
<td>103</td>
</tr>
<tr>
<td>19200</td>
<td>207</td>
<td>1</td>
<td>-0.16%</td>
<td>51</td>
</tr>
<tr>
<td>28800</td>
<td>138</td>
<td>1</td>
<td>0.08%</td>
<td>34</td>
</tr>
<tr>
<td>38400</td>
<td>103</td>
<td>1</td>
<td>-0.16%</td>
<td>207</td>
</tr>
</tbody>
</table>

**Equation 3-3. Error calculation**

\[
Error\ [%] = \left(\frac{Baud\ Rate_{Closest\ Match}}{Baud\ Rate}\right) \cdot 100\%
\]

Please note that there is a maximum setting for the baud rate. This is because the timer interrupt has to be finished before a new interrupt is generated. Equation 3-4 gives the maximum baud rate possible. The interrupt must finish before a new compare interrupt is triggered. The maximum cycles in a compare interrupt are about 100-110 depending on the compiler settings. Using a 1MHz system clock the maximum baud rate is about 10,000 bit/s. The UART will consume about all CPU resources when communicating at this baud rate. The application using the UART must also have time to read the received data before a new frame is received, or else an overflow error will occur. It is recommended to set the baud rate well below the maximum setting depending on the application.
3.2 Hardware

This implementation is designed using an external pull-up circuit. The I/O pins must therefore use open-collector outputs. In addition they need to generate an external interrupt to detect an incoming frame.

A typical value for a pull-up resistor on an AVR microcontroller is 15-40kΩ. When sending a high bit or receiving the AVR port is tri-stated. A low bit is sent by configuring the port to output low.

If communicating with a device supporting the RS-232 standard, voltage levels from about -15 to 15V are needed. A circuit is then needed to convert the signals to these voltages. An example of a single chip interface circuit is Maxim’s MAX232. It operates from a single 5V power supply, and has an onboard DC/DC converter to generate the RS-232 levels.

3.3 Status register

The single-wire UART has a status register containing the following four flags:

- **SW_UART_TX_BUFFER_FULL**
  Set if TX data is ready to be transmitted. This flag must be zero when calling the SW_UART_transmit function.

- **SW_UART_RX_BUFFER_FULL**
  Set if data is available in the receive buffer. This flag must be one when calling the SW_UART_Receive function.

- **SW_UART_RX_BUFFER_OVERFLOW**
  Set if incoming data is lost due to overflow in the receive buffer.

- **SW_UART_FRAME_ERROR**
  Set when receiving if a high start bit or a low stop bit is sampled. Also set when transmitting if a different bit than the last transmitted is sampled.

To decrease code size and increase speed the status register may be put in a GPIO register if available. (Not available on the ATmega32).

3.4 UART counter

A counter variable is used in the UART driver to control the state and which bit to be transmitted/received by the UART. The UART is idle when the counter value is 0. The counter value is even when transmitting and odd when receiving as shown in Figure 3-1.
3.5 UART functions

The driver consists of three global functions:

```c
void SW_UART_Enable(void)
void SW_UART_Transmit(uint8_t)
uint8_t SW_UART_Receive(void)
```

The SW_UART_status is a global variable holding the UART status flags. The SET_FLAG, CLEAR_FLAG and READ_FLAG macros can be used to access the status flags defined in single_wire_UART.h.

The following interrupts routines are used in the UART implementation:

```c
__interrupt void External_SW_UART_ISR()
__interrupt void Timer_Compare_SW_UART_ISR()
```

The next section contains brief descriptions and flowcharts for the UART functions:

3.5.1 SW_UART_Enable

Before data can be received or transmitted the UART needs to be enabled by calling the SW_UART_Enable function. It tri-states the UART pin so the line is idle high. The status register and counter is cleared so all ongoing transmissions are stopped. Disabling the external and timer interrupt will stop the UART.
3.5.2 SW_UART_Transmit

The SW_UART_Transmit() function takes one byte as parameter and adds this byte to the transmit buffer. The SW_UART_TX_BUFFER_FULL flag must be zero when calling this function, or else data will be lost. If a data transfer is not in progress when this function is called, a new transmission will be started by sending a start bit and enabling the timer interrupt.
Figure 3-3. SW_UART_Transmit() function

3.5.3 SW_UART_Receive

This function returns the byte received in Rx_data. The UART_RX_BUFFER_FULL flag must be checked before calling this function to make sure there is valid data in Rx_data. When receiving multiple bytes it is important to call this function before next byte is received, or else the receive buffer will be overflowed and data lost.
3.5.4 SW_External_UART_ISR

The External_SW_UART_ISR() is triggered when a falling edge is detected on the line when there is no ongoing transmission or reception. The routine checks if the UART pin is low. If not, no reception is started. It also disables further external interrupts so no falling edges on the data bits will trigger a new interrupt, as it is only used to detect the start bit.

Figure 3-5. External_SW_UART_ISR()

3.5.5 Timer_Compare_SW_UART_ISR

The Timer_Compare_SW_UART_ISR() (Figure 3-1) controls the handling for transmitting and receiving frames. It is called automatically when the output compare register equals the timer and the UART timer interrupt is set. Data is transmitted when the UART counter is even, and received when the counter is odd. The receive handler (Figure 3-8) and transmit handler (Figure 3-7) is implemented directly into the timer interrupt. Please refer to Figure 3-1 for details on the different counter values.
Figure 3-6. Timer_CompareSWG_UART_ISR()

- UART Timer Compare ISR
- Set line value = bit_in
- UART counter is odd?
  - Yes
  - UART Receive Handler
  - No
  - UART Transmit Handler
  - Increment UART counter by 2
  - Return
Figure 3-7. UART Transmit Handler()

UART Transmit Handler

- UART counter != 2?
  - No
  - UART counter <= 16?
    - No
    - UART counter = 18?
      - No
      - UART counter = 20?
        - Yes: Set last_bit_sent = 1
        - No: Set last_bit_sent = Tx data & 0x01
          - Yes: Right shift UART_Tx_data
            - Yes: Set frame error flag if last_bit_sent != bit_in
              - No: Set bit_out according to Tx_data
                - Yes: Set bit_out = 1
                  - No: Exit interrupt

- Yes: Set last_bit_sent = 1

- UART counter <= 18?
  - Yes: Set last_bit_sent = Tx data & 0x01
  - No: Set UART pin according to bit_out
    - Set UART pin = 0
    - Set UART pin = 1

- Yes: Set UART counter = 0
  - No: Set bit_out = 0
  - Stop timer
  - Disable timer interrupt
  - Clear external interrupt flag
  - Enable external interrupt

- Yes: Tx buffer full flag set?
  - No: Copy Tx buffer to Tx data
    - Clear Tx buffer full flag
    - Set UART counter = 0
    - Set bit_out = 0
    - Disable external interrupt
    - Set UART pin according to bit_out
      - Return
3.6 Example Program

The main.c contains an example program for testing the UART. It receives data to a byte array and transmits the data back when the array is full or when a return character is received.
3.7 Code Size

When compiled with IAR® EWAVR 4.21A and maximum speed optimization turned on the code size for the UART driver is 500 bytes.

4 Getting Started

The source code can be downloaded as a zip-file from www.atmel.com/avr. The code is written for the ATmega32 and compiled using the IAR EWAVR 4.20A compiler. To compile the source without any changes the IAR EWAVR compiler is needed. Doxygen documentation is available in readme.html.
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, Everywhere You Are®, AVR®, and others, are the registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.