

Analog-to-Digital Converter with Computation Technical Brief

Authors: Kristine Angelica Sumague and
Christopher Best
Microchip Technology Inc.

INTRODUCTION

The Analog-to-Digital Converter (ADC), with computation module (ADC²), in Microchip's 8-bit microcontroller, has built-in computational features that provide post-processing functions such as oversampling, averaging and low-pass filtering.

This technical brief provides a discussion on the ADC² features, methods of configuration, and modes of operation.

ADC² MODULE BLOCK DIAGRAM

The block diagram shown in [Figure 1](#) displays the process of converting the analog input signals into a digital form. The diagram is sub-divided into positive channel selection source, the positive and negative voltage reference sources, the conversion clock source, the conversion result and the auto-conversion trigger source. The analog input channel sources are multiplexed into a single sample and hold circuit. The output of the sample and hold circuit is connected to the converter, which generates a binary representation of the analog input. When the ADC is operating with computational features, the conversion result will be passed onto the computational feature block diagram (see [Figure 2](#)) for post-processing. The post-processing result is then evaluated using error calculation and threshold comparison.

FIGURE 1: ADC BLOCK DIAGRAM





FIGURE 2: ADC COMPUTATIONAL FEATURE BLOCK DIAGRAM



Channel Selection Source

The ADC Positive Channel Selection register (ADPCH) determines which channel is connected to the sample and hold circuit. Channel selection sources are not limited to external analog input sources but can be an output of a peripheral or an internal reference voltage. Refer to the product data sheet for the list of channel selections available.

Note: Only one channel can be selected and converted at a time in a single ADC module.

Voltage Reference Source

The voltage reference sets the input voltage range of the ADC. It can be an external source from the VREF+/- pins, VDD, FVR, or VSS. The positive and negative voltage references are selected using the ADC Positive Voltage Reference Selection bits (ADPREF) and the ADC Negative Voltage Reference Selection bits (ADNREF) of the ADC Reference Selection register (ADREF).

Note: Consult the device data sheet since some devices do not have ADNREF bits.

Equation 1 shows how to calculate the ADC result using VREF+/- pins. It is important to note that VREF+ must always be greater than VREF-, and VREF- must have a value greater than or equal to zero.

EQUATION 1: ADC RESULT

$$ADRES = \frac{2^n - 1}{V_{REF+} - V_{REF-}} \times (V_{IN} - V_{REF-})$$

Where: n = 10 for 10-bit ADC
= 12 for 12-bit ADC

Conversion Clock Source

The conversion clock has multiple sources, either from the main oscillator, which is divided by multiples of two (i.e., 2, 4, 6,...128), or from the dedicated internal RC clock. The conversion clock source is controlled by the ADC Clock Selection bit (ADCS) of the ADC Control Register 0 (ADCON0) and the ADC Conversion Clock Select bits (ADCCS) of the ADC Clock Selection register (ADCLK). When ADCS is clear, the clock is supplied by Fosc and is divided according to the value of ADCCS (see Equation 2).

The desired ADC clock should meet the ADC conversion timing specifications provided by the data sheet, (i.e., PIC16F18855 device data sheet (DS40001802), [Table 23-1: ADC Clock Period \(TAD\) Vs. Device Operating Frequencies](#)). When the ADCS is set, the clock is supplied by the dedicated RC oscillator, FRC.

EQUATION 2: DETERMINING THE VALUE OF ADCCS

$$CLK_{conversion} = \frac{F_{OSC}}{2(ADCCS + 1)}$$

Example:

The system's oscillating frequency runs at 4 MHz. If the conversion clock needs to run at 400 kHz, find the value of the ADC Conversion Clock Select bits ADCCS.

$$CLK_{conversion} = \frac{F_{OSC}}{2(ADCCS + 1)}$$

$$400000 = \frac{4000000}{2(ADCCS + 1)}$$

$$2(ADCCS + 1) = \frac{4000000}{400000}$$

$$2(ADCCS + 1) = 10$$

$$(ADCCS + 1) = 5$$

$$ADCCS = 4$$

$$ADCCS = 0b000100$$

ADC Acquisition Requirements

Acquisition time is the time required for the ADC to capture the input voltage during sampling. For the ADC to meet its specified accuracy, the sample and hold capacitor (CHOLD) must be given sufficient time to settle to the input channel voltage level before the actual conversion is initiated. If sufficient time is not allowed for acquisition, the conversion will be inaccurate. There are many factors that affect the acquisition time. These are the following: CHOLD, interconnect impedance (R_{IC}), output impedance of the analog source (R_S), and the switch impedance (R_{SS}). The maximum recommended impedance for analog sources in 10-bit and 12-bit ADC is 10 kΩ and 4.4 kΩ, respectively. Refer to the specific device data sheet with regard to the equation that calculates the minimum acquisition time for a particular application.

Auto-Conversion Trigger Source

The Auto-conversion Trigger allows the system to schedule acquisition and conversion sequences without software intervention. When a rising edge of the selected source occurs, the ADGO bit is set. The sources for the auto-conversion trigger can be found on the device data sheet. In an application, these auto-conversion trigger sources can be used to set the sampling period of the ADC. The auto-conversion source is selected using the ADC Auto-conversion Trigger Control register (ADACT).

CONTINUOUS MODE RETRIGGER

The Continuous mode retrigger can be enabled by setting the A/D Continuous Operation Enable bit (ADCONT) of the ADCON0 register to '1' (ADCONT = 1). Enabling the Continuous mode allows an automatic sampling retrigger after the threshold has been tested. In this mode, the A/D Conversion Status bit (ADGO) of the ADCON0 register remains set until the threshold conditions are met, according to the selected ADTMD and the A/D Stop On Interrupt bit (ADSOI) of the ADCON3 register.

SLEEP MODE

Operating the ADC² module in Sleep mode requires the ADC clock source to use the dedicated RC oscillator (FRC). When the conversion is complete, the device will wake-up if the ADC interrupt is enabled. If the ADC interrupt is disabled, the device will remain in Sleep.

If an external trigger is received during Sleep while the clock source is set to FRC, the ADC will perform the conversion and set the ADC Interrupt Flag bit (ADIF) upon completion. If an external trigger is received during Sleep while the clock source is set to something other than the FRC, the trigger is recorded but the conversion will not begin until the device exits the Sleep mode.

CAPACITIVE VOLTAGE DIVIDER (CVD) FEATURE


One of the features of ADCC module is the CVD. CVD uses capacitors as components for the voltage divider circuit. Figure 3 shows the block diagram for the hardware CVD portion of the ADCC module. This feature of ADCC allows the user to perform relative capacitance measurement on any ADC channel using the internal ADC CHOLD as a reference.

The CHOLD and the external capacitance sensor connected to the selected analog channel are pre-charged to VDD or VSS depending on the selected pre-charge polarity bit (ADDPOL) of ADCON1 register, while the path between CHOLD and external capacitive sensor is disconnected. The amount of time that this charging occurs depends on the value set in the ADPRE register. This pre-charge stage is enabled by writing a non-zero value to the ADPRE register. If the ADPRE is set to '0' when an ADC conversion begins, the pre-charge stage is skipped.

The acquisition stage is a measured time for the CHOLD voltage to charge or discharge from the selected analog channel. During acquisition, a capacitive voltage divider is formed between the pre-charged CHOLD and the selected analog channel while the selected analog channel is connected to CHOLD. As a result, the charge between the CHOLD and the external capacitance sensor connected to the selected analog channel is now equally distributed. After the charge transfer has been stabilized, the CHOLD voltage is measured by the ADCC and used for determining the capacitance value of the external capacitance.

Another unique feature of CVD hardware is the optional additional capacitance that can be added in parallel with the CHOLD. This additional capacitance can be selected via the ADC Additional Sample Capacitor Selection Register (ADCAP). It is used in CVD applications by improving the match between the internal and external capacitance for better sensing performance.

FIGURE 3: HARDWARE CAPACITIVE VOLTAGE DIVIDER BLOCK DIAGRAM




GUARD RING CIRCUIT

ADCC module is also equipped with a guard ring circuit (see [Figure 4](#)) which supports the hardware CVD. Two digital outputs and associated voltage divider resistors are used to drive the guard ring voltage. The guard ring circuit is used to generate a signal in phase with the CVD sensing signal to minimize the effects of the parasitic capacitance on sensing electrodes. It can also be used as a mutual drive for mutual capacitive sensing. For more information about active guard and mutual drive, see Application Note AN1478 “*mTouch™ Sensing Solution Acquisition Methods Capacitive Voltage Divider*”, (DS01478).

The ADCC provides two guard ring outputs, ADGRDA and ADGRDB pins. For a device that has Peripheral Pin Select (PPS), the ADGRDA and ADGRDB can be remapped to any output pins using the PPS Output Selection Register (RxyPPS).

The “Rxy” in the RxyPPS is a place holder for the pin identifier (e.g., RB0PPS = 0x24 and RB1PPS = 0x25), where RB0 is configured as ADGRDA output pin and RB1 as ADGRDB output pin. Note that selector values for the PPS of ADGRDA and ADGRDB are device-specific.

FIGURE 4: GUARD RING CIRCUIT



ADCC OUTPUT ACTIONS

Threshold Comparison

The post-processing result of the ADC² module can be compared to the threshold value set in the ADC Error Calculation Mode Select bits (ADCALC) of the ADC Threshold register (ADCON3). The ADC Result register (ADRES), ADC Previous Result register (ADPREV), ADC Threshold Setpoint register (ADSTPT), and ADC Filter register (ADFLTR) are involved in the error calculation. The selected Error Calculation mode and Sample Conversion mode determine how the registers are used in the error calculation (see [Table 1](#)).

Double Sampling mode is enabled by setting the Double-Sample Enable bit (ADDSEN) of the ADCON1 register. When this bit is set, two conversions are required before the module starts calculating the threshold error. This is not technically true in hardware, but the finished effect is truthfully described by this when ADIF occurs.

TABLE 1: ERROR CALCULATION MODE

ADCALC	Error Calculation		Application
	ADDSEN=0 Single-Sample Mode	ADDSEN=1 CVD Double-Sample Mode ⁽¹⁾	
000	ADRES-ADPREV	ADRES-ADPREV	First derivative of single measurement ⁽²⁾ Actual CVD result in CVD ⁽²⁾
001	ADRES-ADSTPT	(ADRES-ADPREV)-ADFLTR	Actual result vs. setpoint
010	ADRES-ADFLTR	(ADRES-ADPREV)-ADFLTR	Actual result vs. averaged/ filtered value
011	Reserved		
100	ADPREV-ADFLTR	ADPREV-ADFLTR	First derivative of filtered value ⁽³⁾ negative
101	ADFLTR-ADSTPT	ADFLTR-ADSTPT	Average/filtered value vs. setpoint
110	Reserved		
111	Reserved		

Note 1: When ADPSIS = 0, the value of (ADRES-ADPREV) is equal to (S₂-S₁).

2: When ADPSIS = 0.

3: When ADPSIS = 1.

The calculated result is stored in the ADERR, which can be compared to the selected upper or lower threshold. These two threshold values can be set by changing the ADC Upper Threshold (ADUTH) registers and the ADC Lower Threshold (ADLTH) registers. A result of true, based on the comparison shown in [Table 2](#), will trigger an interrupt. This threshold test is selected via the Threshold Interrupt Mode Select bits (ADTMD) of the ADCON3 register.

TABLE 2: THRESHOLD INTERRUPT MODE

ADTMD	Interrupt Condition	Comparator Outputs	
		ADERR<ADLTH	ADERR>ADUTH
000	Never Interrupt		
001	Error < Lower threshold	True	—
010	Error ≥ Lower threshold	False	—
011	Error is between thresholds	False	AND False
100	Error is outside thresholds	True	OR True
101	Error ≤ Upper threshold	—	False
110	Error > Upper threshold	—	True
111	Interrupt for all data	—	—


COMPUTATION MODES

Basic Mode

The Basic mode of the ADC² mimics the legacy ADC operation. In this mode, the accumulator logic is not active. This means that the A/D Accumulator (ADACC) and A/D Repeat Count (ADCNT) registers values are not used throughout the operation and the ADRES register is used in all modes. The Basic mode of the ADC² is selected by setting the A/D Operating Mode selection bits (ADMD) of the A/D Control Register 2 (ADCON2) to 0 (ADMD = 000). With the auto-trigger feature of the module, input sampling can be easily triggered by other peripherals and external sources. The result of the conversion can be compared to a threshold set point which may trigger the Analog-to-Digital Converter Interrupt Flag bit (ADTIF) of the PIR1 register.

Figure 5 shows the result of the Basic mode ADC conversion using different sampling rates.

FIGURE 5: BASIC MODE



Accumulate Mode

The Accumulate mode of the ADC² is selected by setting the ADMD bits of the ADCON2 register to 1 (ADMD = 001). In this mode, the digital representation of the analog input signal in the 10-bit or 12-bit ADRES register is accumulated to the 16-bit or 18-bit ADACC register, respectively. With each sample, ADCNT is incremented, indicating the number of samples accumulated. The ADCNT value saturates at 255 samples and does not rollover to zero. Since the value being accumulated to ADACC is a 10-bit or 12-bit ADRES value, the ADACC may overflow after as few as 64 samples. This event will trigger the ADC Accumulator Overflow bit (ADAOV) of the status register, ADSTAT.

The accumulated value can be right-shifted up to six times by changing the value of the ADC Accumulate Calculation Right Shift Select bits (ADCRS) of the ADCON2 register. This means that the accumulated value is effectively divided by a power of two (2^{ADCRS}). The result of the shifted accumulated value is stored in the ADFLTR register. Table 3 shows a sample data of an Accumulator mode with 10-bit ADRES register.

TABLE 3: ACCUMULATOR MODE EXAMPLE

ADCNT	ADCRS	VINPUT	10-bit ADRES	16-bit ADACC	16 bit ADFLTR
1	3	2.5V	514	514	64
2	3	2.5V	514	1028	128
3	3	2.5V	514	1542	192
4	3	2.5V	514	2056	257
5	3	2.5V	514	2570	321
6	3	2.5V	514	3084	385
7	3	2.5V	514	3598	449
8	3	2.5V	514	4112	514

Averaging Mode

The Average mode of the ADC² is selected by setting the ADMD bits of the ADCON2 register to 2 (ADMD = 010). This mode is like an Accumulate mode wherein the ADACC accumulates the data sample and the ADCNT increments with each sample, except that the number of samples being accumulated in this mode is up to the value set in the A/D Repeat Setting register (ADRPT). When the ADCNT is equal to ADRPT, the value stored in the ADC Filter register (ADFLTR) becomes the average value of the input signal. Effectively, the value stored in the ADFLTR is the resulting factor of ADACC and ADRPT. The average value of the input voltage can be correctly calculated when the ADRPT is equal to Equation 3. When the ADCNT exceeds the value of ADRPT, the ADCNT and ADACC registers reset automatically to accumulate again the data samples.

Table 4 shows the data samples for the Averaging mode where the ADCRS is equal to two, and with the ADRPT equal to four. This means that four samples will be accumulated to get the average value, then on the fifth sample, the accumulator will be cleared automatically as shown in Figure 6.


EQUATION 3: NUMBER OF SAMPLES TO BE TAKEN

$$ADRPT = 2^{\text{ADCRS}}$$

TABLE 4: AVERAGE MODE EXAMPLE

ADCRS	ADRPT	SAMPLE	ADCNT	10-bit ADRES	ADACC	ADFLTR
2	4	0	1	518	518	129
2	4	1	2	518	1036	259
2	4	2	3	516	1552	388
2	4	3	4	517	2069	517
2	4	4	1	518	518	129
2	4	5	2	517	1035	258
2	4	6	3	517	1552	388
2	4	7	4	518	2070	517
2	4	8	1	517	517	129
2	4	9	2	516	1033	258

FIGURE 6: ADC² AVERAGE MODE



Burst Average Mode


Like Averaging mode, the Burst Average mode averages the input signal except that the sampling is acquired quickly after a single trigger (see [Figure 7](#)). This means that in a single conversion, all the data samples are accumulated up to the set ADRPT and when the ADCNT matches the set ADPRT value, the average value of the input signal is attained. Once the burst average value is attained, the threshold comparison can be performed. For further information, see [Section “Threshold Comparison”](#). Consequently, ADTIF can only occur at the end of a burst.

The Burst Average mode is selected by setting the ADMD bits of the ADCON2 register to 3 (ADMD = 011). [Table 5](#) shows the data sample for Burst Average mode.

TABLE 5: BURST AVERAGE MODE EXAMPLE

SAMPLE	TRIGGER	ADCNT	ADCRS	ADRPT	10-bit ADRES	ADACC	ADFLTR
1-8	1	8	3	8	207	1655	206
9-16	2	8	3	8	207	1653	206
17-24	3	8	3	8	206	1653	206
25-32	4	8	3	8	207	1653	206
33-40	5	8	3	8	207	1652	206
41-48	6	8	3	8	207	1653	206
49-56	7	8	3	8	206	1654	206
57-64	8	8	3	8	206	1652	206
65-72	9	8	3	8	206	1655	206
73-80	10	8	3	8	207	1654	206

FIGURE 7: ADC² BURST AVERAGE MODE



Low-Pass Filter Mode

A low-pass filter passes signals with frequencies below its cutoff and attenuates frequencies above its cutoff. This mode is selected by setting the ADMD bits of the ADCON2 register to 4 (ADMD = 100). The ADCRS determines the low-pass filter order. Given the radian value in Table 6, the cutoff frequency (@ -3 dB gain) can be calculated using Equation 4.

EQUATION 4: CUTOFF FREQUENCY AT A GIVEN RADIAN VALUE

$$f_{cutoff} = \frac{\text{radian value @ -3 dB gain}}{2\pi T}$$

Figure 8 shows the bode plot gain of the 10-bit ADCC low-pass filter using a sampling interval T of 1/960 Hz. The figure is actual 10-bit ADC data, and exhibits both sampling and quantization effects

TABLE 6: FILTER CUTOFF FREQUENCY EXAMPLES

ADCRS	Radian Value @ -3 dB Gain (radian)	Gain @ f=1/2T (dB)	T (3) (sec)	F _{cutoff} ⁽³⁾ (Hz)	F _{Nyquist} = 1/2T ⁽³⁾ (Hz)
1	0.72	-9.5	1/960 Hz	110.01	480
2	0.284	-16.9	1/960 Hz	43.39	480
3	0.134	-23.5	1/960 Hz	20.47	480
4	0.065	-29.8	1/960 Hz	9.93	480
5	0.032	-36	1/960 Hz	4.89	480
6	0.016	-42	1/960 Hz	2.44	480

Note 1: Not all values are supported in all devices.

2: T = sampling interval (sec).

3: The T, F_{cutoff} and F_{Nyquist} are examples.

FIGURE 8: BODE PLOT GAIN OF THE LOW-PASS FILTER WITH T = 1/960 Hz




Table 7 shows the summary of the different operating modes of ADC².

TABLE 7: ADC² COMPUTATION MODES SUMMARY

Mode	ADMD	Bit Clear Conditions	Value after Trigger Completion		Value at ADTIF Interrupt		
		ADACC and ADCNT	ADACC	ADCNT	ADAOV	ADFLTR	ADCNT
Basic	0	ADACLR = 1	Unchanged	Unchanged	n/a	n/a	Count
Accumulate	1	ADACLR = 1	$S + ADACC$ or $(S_2 - S_1) + ADACC$	ADCNT+1, but not more than 255	ADACC overflow	$ADACC/2^{ADCRS}$	Count
Average	2	ADACLR = 1 or ADCNT ≥ ADRPT at ADGO set or retrigger	$S + ADACC$ or $(S_2 - S_1) + ADACC$	ADCNT+1, but not more than 255	ADACC overflow	$ADACC/2^{ADCRS}$	Count
Burst Average	3	ADACLR = 1 or ADGO set or retrigger	Each repetition: same as Average End with sum of all samples	Each repetition: same as Average End with ADCNT = ADRPT	ADACC overflow	$ADACC/2^{ADCRS}$	ADRPT
Low-pass Filter	4	ADACLR = 1	$S + ADACC - ADACC/2^{ADCRS}$ or $(S_2 - S_1) + ADACC - ADACC/2^{ADCRS}$	ADCNT+1, but not more than 255	ADACC overflow	Filtered value	Count

Note 1: S = Single sample;
 $S_2 - S_1$ = A double sample difference that is used in place of the single sample.

CONCLUSION

This technical brief describes how the Analog-to-Digital Converter with computation module works on PIC[®] microcontrollers. It covers the ADC² built-in computational features and post-processing functions.

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
== ISO/TS 16949 ==

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Helder, JukeBlox, KEELoQ, KEELoQ logo, Klear, LANCheck, LINK MD, maxStylus, maxTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, All Rights Reserved.
ISBN: 978-1-5224-1277-9

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon

Hong Kong
Tel: 852-2943-5100
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115
Fax: 86-571-8792-8116

China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-3326-8000
Fax: 86-21-3326-8021

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-3019-1500

Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

Japan - Tokyo
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

France - Saint Cloud
Tel: 33-1-30-60-70-00

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-67-3636

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7289-7561

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820