General

To minimize EMC radiation the Atmel® ATA5279C is designed to drive antennas with a sinusoidal waveform. For the same reason the switching edges of the integrated boost transistor are degenerated. The EMC benefit thus results in higher power dissipation and a corresponding increase in the on-chip temperature.

Power Balancing at the Driver Interface

The total power loss on the chip primarily results from the activated driver stage in addition to the internal boost transistor. In the worst case the highest power dissipation occurs when the supply voltage \(V_S = 8V\) is low and a high antenna impedance is driven by the maximum antenna current \(I_{Ap}\).

In spite of the power dissipation the thermal load can be controlled for typical automotive PEG applications because the device is activated on demand and operates for a short time only.

In addition, a temperature sensor monitoring protects the device from becoming damaged in the event of an unusual operation scenario.

Nevertheless, the design of hardware and software has to ensure that a thermal shutdown during normal operation never occurs. But in case of an abnormality as well, a cyclic over-temperature shutdown should be avoided to ensure the device achieve maximum longevity.

Thus, the designer wants to know in advance the resulting chip temperature with respect to his specific application conditions. This is important for estimating the margin to thermal shutdown when sending the specific LF protocol.
1. Thermal Model of the Device Mounted on PCB

Even though the Atmel® ATA5279C is a device for short-term power operation, it has to take into account both the local peak temperature on the silicon area as well as the average temperature of the case. A thermal model has been created for the purpose of calculating or simulating on-chip thermal behavior.

Figure 1-1. Simplified Thermal Model

The power dissipation sources $P_{\text{Boost}}$ and $P_{\text{Driver}}$ are located on different chip areas. Each source is connected to an individual thermal resistance $R_{\text{thjc}}$ with identical value to derive the heat down to the slug level. For the sake of simplicity the thermal capacity $C_{\text{thjc}}$ can be ignored because the resulting time constant (4ms) has only a minor impact compared to that of the device package. The combined power dissipation $P_{\text{Boost}} + P_{\text{Driver}}$ passes $R_{\text{thca}}$ and is then absorbed by the PCB. Thus, the final heat slug temperature is determined by the total power dissipation multiplied by the thermal resistance $R_{\text{thca}}$ and the operation duty cycle $n_{\text{duty}}$ plus the ambient temperature $T_{\text{amb}}$.

How to simulate or calculate the chip temperature according to the thermal model of Figure 1-1 is described in a section below.

1.1 Power Dissipation on Chip Depending on Operating Conditions

Power dissipation values shown in the tables below are determined by simulation under various operating conditions based on chip design parameters. The tables demonstrate the dissipation for operating the high-power driver stages of the device. For the selected driver stage $AxP$ it has to be taken into account that power loss is also generated even when sending LF “0” data or remaining in idle mode. This is due to the cross current of the driver stage. The dissipation results from the driver voltage $V_{DS}$ multiplied by the driver cross current $I_{AXP,CC}$. However, if sending LF “0” data, $V_{DS}$ is defined by regulation, whereas in idle mode $V_{DS}$ is fixed to $V_S = 12V$, the result is $I_{AXP,CC} = 68mA$ or about 0.8W.

Table 1-1. Boost Power Dissipation at $V_S = 12V$

<table>
<thead>
<tr>
<th>Antenna Current [mA]</th>
<th>12.5</th>
<th>15</th>
<th>17</th>
</tr>
</thead>
<tbody>
<tr>
<td>500</td>
<td>0.26</td>
<td>0.36</td>
<td>0.46</td>
</tr>
<tr>
<td>600</td>
<td>0.46</td>
<td>0.66</td>
<td>0.86</td>
</tr>
<tr>
<td>700</td>
<td>0.77</td>
<td>1.14</td>
<td>1.53</td>
</tr>
<tr>
<td>800</td>
<td>1.25</td>
<td>1.89</td>
<td>2.55</td>
</tr>
<tr>
<td>900</td>
<td>1.97</td>
<td>3.01</td>
<td>4.70</td>
</tr>
<tr>
<td>1000</td>
<td>2.99</td>
<td>5.01</td>
<td>4.44</td>
</tr>
</tbody>
</table>

Note: 1. Additional RC snubber circuitry through a diode for EMC suppression leads to increased power dissipation
Table 1-2. Boost Power Dissipation at $V_S = 9V$

<table>
<thead>
<tr>
<th>Antenna Current [mA]</th>
<th>Antenna Impedance [Ω]</th>
<th>12.5</th>
<th>15</th>
<th>17</th>
</tr>
</thead>
<tbody>
<tr>
<td>500</td>
<td>0.45</td>
<td>0.65</td>
<td>0.84</td>
<td></td>
</tr>
<tr>
<td>600</td>
<td>0.85</td>
<td>1.24</td>
<td>1.64</td>
<td></td>
</tr>
<tr>
<td>700</td>
<td>1.50</td>
<td>2.26</td>
<td>3.08</td>
<td></td>
</tr>
<tr>
<td>800</td>
<td>2.55</td>
<td>4.04</td>
<td>6.20</td>
<td></td>
</tr>
<tr>
<td>900</td>
<td>4.33</td>
<td>6.28</td>
<td>6.65</td>
<td></td>
</tr>
<tr>
<td>1000</td>
<td>5.98</td>
<td>6.36</td>
<td>6.54</td>
<td></td>
</tr>
</tbody>
</table>

Note: 1. Additional RC snubber circuitry through a diode for EMC suppression leads to increased power dissipation.

Table 1-3. Driver Power Dissipation

<table>
<thead>
<tr>
<th>Antenna Current [mA]</th>
<th>Antenna Impedance [Ω]</th>
<th>12.5</th>
<th>15</th>
<th>17</th>
</tr>
</thead>
<tbody>
<tr>
<td>500</td>
<td>1.79</td>
<td>1.82</td>
<td>1.89</td>
<td></td>
</tr>
<tr>
<td>600</td>
<td>2.23</td>
<td>2.35</td>
<td>2.45</td>
<td></td>
</tr>
<tr>
<td>700</td>
<td>2.78</td>
<td>2.94</td>
<td>3.08</td>
<td></td>
</tr>
<tr>
<td>800</td>
<td>3.37</td>
<td>3.59</td>
<td>3.76</td>
<td></td>
</tr>
<tr>
<td>900</td>
<td>4.01</td>
<td>4.29</td>
<td>4.51</td>
<td></td>
</tr>
<tr>
<td>1000</td>
<td>4.71</td>
<td>5.05</td>
<td>5.32</td>
<td></td>
</tr>
</tbody>
</table>

Table 1-4. Driver Power Dissipation Sending LF “0” Data

<table>
<thead>
<tr>
<th>Antenna Current [mA]</th>
<th>Antenna Impedance [Ω]</th>
<th>12.5</th>
<th>15</th>
<th>17</th>
</tr>
</thead>
<tbody>
<tr>
<td>500</td>
<td>1.46</td>
<td>1.63</td>
<td>1.77</td>
<td></td>
</tr>
<tr>
<td>600</td>
<td>1.66</td>
<td>1.86</td>
<td>2.03</td>
<td></td>
</tr>
<tr>
<td>700</td>
<td>1.86</td>
<td>2.09</td>
<td>2.28</td>
<td></td>
</tr>
<tr>
<td>800</td>
<td>2.05</td>
<td>2.33</td>
<td>2.54</td>
<td></td>
</tr>
<tr>
<td>900</td>
<td>2.25</td>
<td>2.56</td>
<td>2.80</td>
<td></td>
</tr>
<tr>
<td>1000</td>
<td>2.45</td>
<td>2.79</td>
<td>3.06</td>
<td></td>
</tr>
</tbody>
</table>

Graphical Performance of power dissipation given by Table 1-1 on page 2 to Table 1-4:
Figure 1-2. Boost Dissipation at Continuous Carrier, $V_S = 12V$

Figure 1-3. Boost Dissipation at Continuous Carrier, $V_S = 8.25V$

Figure 1-4. Driver Dissipation at Continuous Carrier
Figure 1-5. Driver Dissipation Sending LF “0” Data

Note: The power limitation and reduction of the boost converter power dissipation in Figure 1-2 on page 4 is caused by reaching the overvoltage switch-off threshold due to high antenna impedance (17Ω). However, at low voltage operation (Vs = 8.25V) Figure 1-3 on page 4 the boost converter reaches the current limitation if a 15Ω or 17Ω antenna is in use.

1.2 Thermal Parameters of Device and PCB

The junction-case thermal resistance of device is specified by the data sheet with Rthjc = 10k/W. Whereas, the thermal capacity CThjc can be ignored because the related time constant of about 4ms is minor compared to that of a typical PCB. More effort is required to determine the thermal parameters for the specific PCB. Section 4. “Appendix” on page 11 describes how it is measured by using the Atmel® ATAB5279 application board.

As a frame of reference, thermal parameters for this board were measured as follows:

- Thermal resistance Rthca = 34K/W
- Thermal time constant τca = 12.5s

These values can be used as a guideline reference in advance for thermal simulations. But it can be assumed that no significant lower thermal resistance will be reached based on this target board design.
2. Calculation of Temperature Rise Based on Equation

The equations of the chip temperature calculation below are derived from the simplified thermal model as shown in Figure 1-1 on page 2.

\[ T_{\text{Heatslug}}(t) = T_{\text{amb}} + n_{\text{duty}} \times R_{\text{thca}} \times (P_{\text{Boost}} + P_{\text{Driver}}) \times \left(1 - e^{-\frac{t}{\tau_{\text{ca}}}}\right) \]  

Equation 1

\[ T_{\text{Boost}}(t) = P_{\text{Boost}} + R_{\text{thjc}} + T_{\text{Heatslug}}(t) \]  

Equation 2

\[ T_{\text{Driver}}(t) = P_{\text{Driver}} + R_{\text{thjc}} + T_{\text{Heatslug}}(t) \]  

Equation 3

By means of equations 1-3, the local temperature rise on chip can be calculated in a separate manner for boost and driver area on-chip as well for the average heat-slug temperature. To calculate the average temperature on the heat-slug an operation duty cycle \( n_{\text{duty}} \) has to be assumed.

The example below shows the resulting temperature profile using the application board with antenna operated at 12V supply voltage and maximum antenna current of 1A.

\[ P_{\text{Boost}} = 2.99\text{W} \]  

Power dissipation of boost transistor (from Table 1-1 on page 2)

\[ P_{\text{Driver}} = 4.71\text{W} \]  

Power dissipation of driver stage (from Table 1-2 on page 3)

\[ T_{\text{amb}} = 85\text{°C} \]  

Ambient temperature

\[ R_{\text{thjc}} = 10\text{K/W} \]  

Thermal resistance junction case of device

\[ R_{\text{thca}} = 34\text{K/W} \]  

Thermal resistance case-to-ambient (PCB)

\[ \tau_{\text{ca}} = 12.5\text{s} \]  

Thermal time constant of PCB \((R_{\text{thca}} \times C_{\text{thca}})\)

\[ n_{\text{duty}} = 0.30 \]  

Operation duty cycle

\[ t \]  

Time of transmission

Using a formula to calculate the temperature rise has the disadvantage that an average operation duty cycle has to be assumed. The calculation method cannot perform a real temperature profile modulated by sent LF data pattern. Section 3, "Simulation of Temperature Rise Based on Thermal Model" on page 7 describes how a thermal simulation can be performed using a standard PSPICE simulation tool.
3. Simulation of Temperature Rise Based on Thermal Model

Due to the analogy between thermal and electrical behavior the temperature transients can be simulated by means of a standard PSPICE tool available on the market. In comparison to the calculation method in Section 2. “Calculation of Temperature Rise Based on Equation” on page 6, it offers the advantage that the real temperature profile can be visualized depending on power dissipation of the sent LF pattern.

In analogy parameters can be transferred for simulation as follows:

- Power Dissipation $P$ [W] >>> Current Source $I$ [A]
- Ambient Temperature $\theta$ [°C] >>> Voltage Source $V$ [V]
- Thermal Resistance $R_{th}$ [K/W] >>> Resistor $R$ [Ω]
- Thermal Capacitance $C_{th}$ [Ws/K] >>> Capacitor $C$ [F]

In accordance with the thermal model in Figure 1-1 on page 2 and the analogy to the electrical parameters a related schematic entry for simulation is carried out in Figure 3-1.

**Figure 3-1. Schematic Entry for PSPICE**

For the simulation example the thermal parameter and power dissipation values are taken from the calculation example in Section 2. “Calculation of Temperature Rise Based on Equation” on page 6.

The thermal capacities are derived from the known time constant and thermal resistance according formula:

$$C_{thjc1} = C_{thjc2} = \frac{\tau_{thjc}}{R_{thjc}} = \frac{4\text{ms}}{10\text{K/W}} = 4 \times 10^{-4}\text{Ws/K} >>> 400\mu\text{F}$$

$$C_{thca} = \frac{\tau_{thca}}{R_{thca}} = \frac{12.5\text{s}}{34\text{K/W}} = 0.367\text{Ws/K} >>> 367\mu\text{F}$$

For the specific application the on-chip temperature profile is modulated by the sent LF pattern. In the schematic entry in Figure 3-1 the $P_{\text{Boost}}$ and $P_{\text{Driver}}$ power dissipation are represented by the PWL current sources $I_1$ and $I_2$. The modulating on/off time sequence with related power dissipation values are entered separately from the menu for the $I_1$ and $I_2$ sources.

Note: When sending LF “0” data, due to the cross current the driver stage generates power dissipation in any case. It is accounted for with 2.45W in the entry box in Figure 3-3 on page 8 taken from Table 1-4 on page 3.
Figure 3-2 and Figure 3-3 on page 8 show the entry boxes for I1/I2 current sources of the simulation example. Therefore data pattern are converted in a continuous time sequence based on which the boost and driver power dissipation are modulated in on/off mode. In the example, “Time” is entered in seconds and “Current” in watts.

Figure 3-2. Entry Box for I1 Current (Power) Sequence

![Figure 3-2](image1)

Figure 3-3. Entry Box for I2 Current (Power) Sequence

![Figure 3-3](image2)
This tool limits the number of time steps which can be entered to 256. So if a data pattern would be entered on bit level (bit width of 128µs), the protocol length is limited to $256 \times 128\mu s = 32.768\text{ms}$. In this example data is entered at the bit level because only 32 bits are used. In order to reduce the step numbers, longer terms of changing data bits can be summarized to a time duration defining an average of power dissipation corresponding to the logical bit structure. Thus only two time steps are required to indicate the beginning and end of a power dissipation phase. To generate a continuous time sequence an Excel calculation according to the list in Figure 3-4 may be helpful.

**Figure 3-4. Generation of Bit Time Sequence Using Excel Lists**

<table>
<thead>
<tr>
<th>Time Settings</th>
<th>Timing</th>
<th>Power Dissipation</th>
<th>Bit No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Start Time [s]</td>
<td>0.002</td>
<td>Boost 2.7</td>
<td>Bit 1</td>
</tr>
<tr>
<td>Step Time [s]</td>
<td>0.000128</td>
<td>4.71</td>
<td>Bit 2</td>
</tr>
<tr>
<td>Rise Time [s]</td>
<td>0.0000001</td>
<td>0</td>
<td>Bit 3</td>
</tr>
<tr>
<td></td>
<td>0.0021281</td>
<td>2.7</td>
<td>Bit 4</td>
</tr>
<tr>
<td></td>
<td>0.0022561</td>
<td>4.71</td>
<td>Bit 5</td>
</tr>
</tbody>
</table>

**Figure 3-5. Temperature Profile on Chip and PCB Depending Power Dissipation and Sent Pattern**
3.1 Simulation Result

The simulated profile in Figure 3-5 indicates the fast local temperature rise on driver stage and boost transistor due to the low thermal capacity (time constant $\tau_{ca} = 4\text{ms}$). In contrast the heat-slug temperature rises much more slowly because the capacity of the PCB is larger (time constant $\tau_{ca} = 12.5\text{s}$).

Under the mentioned operating conditions in combination with the example protocol pattern, the device stays in safe operation because the maximum driver temperature is 25 degrees below the maximal allowed junction temperature of 150°C. Of course, if such a LF pattern was sent in repeat mode, the average temperature on the heat-slug would increase further. In this case, a thermal shutdown happens if the threshold level (typical 145°C) is exceeded.

Under “listed condition” in Figure 3-6 and Figure 3-7 the scenario depicts how long the driver could be activated in continuous mode till the thermal shutdown terminates operation.

Operating conditions:

- $P_{\text{Boost}} = 2.99\text{W}$ Power dissipation of boost transistor at $V_S = 12\text{V}$
- $P_{\text{Driver}} = 4.71\text{W}$ Power dissipation of driver stage at $V_S = 12\text{V}$, active
- $P_{\text{Driver}} = 2.45\text{W}$ Power dissipation of driver stage at $V_S = 12\text{V}$, send LF “0” data
- $T_{\text{amb}} = 85\text{°C}$ Ambient temperature
- $R_{\text{jic}} = 10\text{K/W}$ Thermal resistance junction case of device
- $R_{\text{inca}} = 34\text{K/W}$ Thermal resistance case-to-ambient (PCB)
- $\tau_{ca} = 125\text{s}$ Thermal time constant of PCB ($R_{\text{inca}} \times C_{\text{inca}}$)

Figure 3-6. Temperature Profile of Chip and PCB with Continuous Power Dissipation

Figure 3-7. Close-up View of Figure 3-6
4. **Appendix**

4.1 **How to Determine the Thermal Parameters of the PCB**

A key aspect of the thermal resistance is the thermal connection from the heat slug underneath the package (QFN44) soldered to the assembly copper plate and the heat sink through vias to the copper plate on the rear. Therefore, it is difficult to calculate in advance the size needed for the copper plate to achieve a given thermal resistance. The copper back plate of this board establishes the electrical ground and also serves as a heat sink. Its dimension is almost equivalent to the board size (80mm x 65mm). The thermal transportation through the board is achieved by 8 vias with a diameter of 0.3mm as shown in Figure 4-2.

Figure 4-1. Assembly of Application Board ATAB5279

![Assembly of Application Board ATAB5279](image)

Figure 4-2. Heat Sink Ground Connection Plan of the ATAB5279

![Heat Sink Ground Connection Plan of the ATAB5279](image)
4.2 Arrangement for Measuring the Thermal Parameters on PCB

To define the thermal resistance \( R_{thJA} \) of the PCB the ESD protection diode at the “NRES” pin is used for temperature detection within the chip. The diode is therefore powered by a DC constant current of 1mA and the resulting voltage drop over temperature is measured. The chip on board is heated by powering the boost transistor body diode by a constant DC current of 2A fed into the “VL” pin. The resulting voltage drop at the body diode detected at the VL pin indicates the dissipated power. The force/sense principle has to be used to obtain accurate measurements.

Figure 4-3. Thermal Resistance Measurement on the ATAB5279 Application Board
4.3 How to Determine the Thermal Resistance $R_{\text{thca}}$ on a PCB

When heating up the chip in combination with the board using the boost transistor’s body diode, the resulting on-chip temperature can be measured via $V_F$ of the NRES diode. The board is thus operated at a constant ambient temperature of 20°C using a climate chamber.

However, it must be taken into account that the NRES diode is located at the edge of the chip close to the pin. This means the measured temperature is that of the case rather than of the chip. As a result, the thermal resistance determined here indicates the value of case to ambient ($R_{\text{thca}}$).

The power dissipation on the body diode is given by:

$$P_{\text{DissB}} = V_{FB} \times I_{FB}$$

where:
- $P_{\text{DissB}}$ is the power dissipation of the body diode
- $V_{FB}$ is the forward voltage of the body diode
- $I_{FB}$ is the forward current of the body diode

To calibrate the NRES reference diode the board is exposed to a temperature-controlled chamber recording $V_F$ (NRES) over temperature.

<table>
<thead>
<tr>
<th>Temperature [°C]</th>
<th>$V_F$ (NRES Diode) at 1mA [mV]</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>828</td>
</tr>
<tr>
<td>10</td>
<td>813</td>
</tr>
<tr>
<td>20</td>
<td>799</td>
</tr>
<tr>
<td>30</td>
<td>786</td>
</tr>
<tr>
<td>40</td>
<td>772</td>
</tr>
<tr>
<td>50</td>
<td>757</td>
</tr>
<tr>
<td>60</td>
<td>743</td>
</tr>
<tr>
<td>70</td>
<td>729</td>
</tr>
<tr>
<td>80</td>
<td>715</td>
</tr>
<tr>
<td>90</td>
<td>700</td>
</tr>
<tr>
<td>100</td>
<td>686</td>
</tr>
</tbody>
</table>

Figure 4-4. Temperature Dependency of Diode Voltage
Using the measurements in Table 4-1 on page 13 the temperature coefficient of the NRES reference diode is calculated as follows:

\[
(2) \quad \text{TC(NRES)} = \frac{(628 - 686)\text{mV}}{100K} = 1.42\frac{\text{mV}}{K}
\]

The resulting temperature coefficient TC(NRES) and the actual measured diode voltage are used to calculate the NRES diode temperature.

\[
(3) \quad \Delta T_X = \frac{1}{\text{TC}}(V_{D0} - V_{DX})
\]

\[
\Delta T_X = \frac{1}{1.42 \times \frac{\text{mV}}{K}}(799 - 707)\text{mV} = 64.78K
\]

Using the on-chip power dissipation from equation (1) and the delta temperature rise equation (3) the entire thermal resistance of the board including the IC can be calculated according to equation (4).

\[
(4) \quad R_{thja} = \frac{\Delta T_X}{P_{Bdiss}} = \frac{64.78K}{1.93W} = 33.56 \frac{K}{W}
\]
4.4 How to Measure the Thermal Time Constant as well as PCB Capacity

Using the arrangement shown in Figure 4-3 on page 12 the chip temperature increase is recorded while the body diode of the boost transistor is heated up. To this end, the DSO oscilloscope measures the forward voltage $V_F$ of the NRES diode over time and creates a set of values that can be imported into an Excel spreadsheet. Figure 4-5 and Figure 4-6 show these measurements over time for both chip temperature increase and decrease.

![Figure 4-5. Increase of Chip Temperature](image)

![Figure 4-6. Decrease of Chip Temperature](image)

According to the physical rules, $\tau (\text{tau}) = R_{\text{thJC}} \times C_{\text{thJC}}$ is defined to be 63% of the final value of an exponential function. Since the board and device do have different thermal capacities, the exponential function is not ideal in the first ms range. From a long-term perspective, however, this can be disregarded. In addition, the difference in the resulting $\tau$-values (see Figure 4-5 and Figure 4-6) is due to measurement inaccuracy. Theoretically it should be the same in both cases.
5. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

<table>
<thead>
<tr>
<th>Revision No.</th>
<th>History</th>
</tr>
</thead>
<tbody>
<tr>
<td>9168D-RKE-05/15</td>
<td>• Put document in the latest template</td>
</tr>
</tbody>
</table>