Introduction

The Atmel® | SMART SAM V/E/S7x series are high-performance, power-efficient embedded MCUs based on the ARM® Cortex®-M7 processor. Analog-to-digital converters translate analog measurements, characteristic of most phenomena in the real world, to digital format, used in information processing, computing, data transmission, and control systems.

The purpose of this application note is to propose a method of offset and gain calibration using digital processing including the average and the calibration registers.

An efficient way to generate the analog levels used in the calibration is also proposed.

Reference Documents

<table>
<thead>
<tr>
<th>Type</th>
<th>Title</th>
<th>Atmel Lit. No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Datasheet</td>
<td>SAM V71 Datasheet</td>
<td>44003</td>
</tr>
<tr>
<td>Datasheet</td>
<td>SAM V70 Datasheet</td>
<td>11297</td>
</tr>
<tr>
<td>Datasheet</td>
<td>SAM E70 Datasheet</td>
<td>11296</td>
</tr>
<tr>
<td>Datasheet</td>
<td>SAM S70 Datasheet</td>
<td>11242</td>
</tr>
</tbody>
</table>
1. Block Diagram

Figure 1-1. AFE Block Diagram (BGA144 Package)

The AFE implements a cyclic ADC architecture. After an input sampling, the ADC processes the voltage in 12 steps, using 23 AFE clock cycles. As illustrated in the above figure, the AFE is built as a differential AFE. This capability provides a good common mode noise rejection which is essential in a microcontroller working at high clock frequency. Without this differential design, the ADC aliases the noise of the microcontroller digital activity and drastically reduces performance.

From the natural Differential mode of the ADC, a Single-ended mode is implemented. This mode uses all the positive inputs ADx,y for the signal V_{INP} and V_{DAC} as the reference connected to the ADC negative input V_{INN}.
Built in this way, the Single-ended mode maintains the good noise rejection feature of Differential mode. The noise immunity is also reinforced with the dedicated power supply rails VDDANA-GNDANA and the dedicated pin for references VREFP-VREFN.
2. **AFE Processing**

The AFE is followed by some digital processing (an average, an offset and gain correction, and a sign format output) before going into the AFE Last Converted Data register (AFEC_LCDR) and AFE Channel Data register (AFEC_CDR).

![Diagram of AFE Digital Processing]

**Figure 2-1. AFE Digital Processing**

The data out of the ADC is in 12-bit 2's Complement format. All the processing until the Sign mode block is based on a signed operation. The Sign mode block adds 2047 to the DATA to obtain not-signed output.

The appropriate value of the AFEC_COCR.AOFF field is 512 (the reset value is zero). Different values are possible for each channel. In a sequencer with more than one selected channel, AOFF is read and updated after the first channel in numeric order. If only one channel is selected, AOFF is read during startup time once and cannot be updated. A new value of AOFF can be updated to the condition to restart the AFEC or to run two conversions; the second one will have the correct AOFF.

AFEC_ACR.IBCTL should be 10.

With AFEC_MR.TRANSFER=2 and AFEC_MR.TRACKTIM=0, the conversion time is 23 cycles of the ADC clock. The available tracking time is always 15 cycles of the ADC clock. Increasing the tracking time can be done only by reducing the ADC clock frequency.

**IMPORTANT**

It is recommended to run the ADCLOCK at a lower frequency, i.e. avoid 40 MHz. 10 MHz or 20 MHz reduces the risk of altering the output code with noise.

**IMPORTANT**

IO pull-up resistance is not automatically disabled when a channel is selected, so this operation needs to be performed previously in the PIO Controller.

**IMPORTANT**

There is no interrupt for a sequence of conversion; there is an interrupt for each channel individually.
### 2.1 ADC Averaging

The averaging block filters the ADC 12-bit DATA in order to suppress noise. Not all kinds of noise can be reduced by this technique. The highest efficiency is achieved with white noise, such as thermal noise and quantization noise.

The OSR represents the numbers of averaged samples. The final code is the result of the computation:

\[
\text{Averaged Code} = \frac{1}{\sqrt{\text{OSR}}} \sum_{k=1}^{\text{OSR}} \text{Sample}(k)
\]

The code gets one additional bit of resolution for 4 averaged samples.

This result is not true when the noise is not white. This often occurs when parasitic noise is generated by a digital activity or by a clock noise in ground or supply. The gain of resolution can be reduced down to 0.8 each 4 averaged samples. An actual measurement in 12-bit mode gives a resolution of 10.2 bits effective, which is mainly due to digital activity noise and may change from one application to another.

An actual achievement would be as follows:

<table>
<thead>
<tr>
<th>OSR</th>
<th>Extra Bits</th>
<th>Resolution</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>0.8</td>
<td>11</td>
</tr>
<tr>
<td>16</td>
<td>1.6</td>
<td>11.8</td>
</tr>
<tr>
<td>64</td>
<td>2.4</td>
<td>12.6</td>
</tr>
<tr>
<td>256</td>
<td>3.2</td>
<td>13.4</td>
</tr>
</tbody>
</table>

When an average is used, the code is multiplied by the dynamic enhancement factor M:

<table>
<thead>
<tr>
<th>OSR</th>
<th>M</th>
<th>Code Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>2</td>
<td>8191</td>
</tr>
<tr>
<td>16</td>
<td>4</td>
<td>16383</td>
</tr>
<tr>
<td>64</td>
<td>8</td>
<td>32767</td>
</tr>
<tr>
<td>256</td>
<td>16</td>
<td>65535</td>
</tr>
</tbody>
</table>

with

\[
R = 12 + \frac{\log_2(\text{OSR})}{2}
\]

where R is the resolution of the ADC with averaging (OSR).
2.2 ADC Automatic Error Correction

This ADC is built as a differential ADC, so offset error is measured at the midpoint ADVREFP/2, even in Single-ended mode. As a consequence, all modes have the same definition of offset and gain error and the same corrective method.

2.2.1 Gain and Offset Error

For a given offset of \( E_O \) (LSB) with 12-bit resolution, this offset value is \( M \times E_O \) LSB when the OSR is used.

For a given gain error \( E_G(\% ) \), this gain error remains unchanged whatever the OSR. The AFE introduces an offset error and then multiplies it by the gain. But we consider the final mathematic equation as \( y=ax+b \) form.

The actual code \( C_A=(1+E_G/100)\times(C_i+Offset)=(1+E_G/100)\times C_i+E_O \)

With \( E_O=(1+E_G/100)\times Offset \)

\( E_G \) is the gain error, \( E_G(\%)=100\times E_{FS} / (M\times 4096) \)

With full-scale gain error \( E_{FS} = (E_{FS+}) - (E_{FS-}) \)

\( C_i \) is the ideal code.

Figure 2-2. Gain and Offset Error

In Single-ended mode, \( V_{INP} \) = input signal, \( V_{INN} \) = \( V_{DAC} \).

In Differential mode, \( V_{INP} \) = positive input signal, \( V_{INN} \) = negative input signal.

This automatic error correction feature can be very useful for a user to remove offset and gain error coming from an applicative system, and not only the errors internal to the ADC.
2.2.2 Hardware Correction

The fields OFFSETCORR and GAINCORR in the AFE Correction Values register (AFEC_CVR) need to be filled with corrective data. This data is computed from two measurement points in signed format. The correction is the same for all functional modes.

By choosing two input voltages, V1 and V2, giving the actual measured points, CA1 and CA2, this data contains offset error and gain error added on the corresponding ideal points, CI1 and CI2. Use signed output code to get the data in the correct format. The use of an averaged value is advised to reduce noise disturbance on the calibration values.

The gain error is computed \( E_G = 100 \times \frac{(CA2-CA1)}{(CI2-CI1)} - 1 \)

The offset error is computed \( E_O = CA2 - (1 + E_G/100) \times CI2 \)

With the field OFFSETCORR = -EO

and the field GAINCORR= rounding of \( 2^{15} \times \frac{(CI2-CI1)}{(CA2-CA1)} \)

The automatic correction is calculated as:

\[
\text{Corrected code} = \frac{(\text{Code} + \text{OFFSETCORR}) \times \text{GAINCORR}}{2^{15}}
\]

To obtain a correct calibration, it is essential to have an external stable and accurate voltage to measure, such as a bandgap voltage.

This voltage is provided externally to the AFE. If VREFP accuracy is not ensured (for example ±3%), the calibration also corrects this error. This supposes that VREFP is stable over time, temperature and power consumption.

Once a calibration is performed for Single-ended mode, it stays valid for Differential mode.

2.2.3 Software Correction

The hardware correction can be replaced by a software correction. When using the same equation of EO evaluation and correction as the hardware correction, it is important to pay attention to the Offset and Gain order of correction: In this case Offset is corrected first and the Gain after, not the opposite.

Tip

If the code is measured in a nonsigned format, then the computation must be reverted to a signed format like:

\( E_O = (CA2-2047)-(1+E_G/100) \times (CI2-2047) \)
3. Creating Two Calibration Points V1 and V2 without External Voltage

The AFE features a 10-bit DAC in feedback with all inputs. A calibration method consists of taking advantage of this DAC to create the V1 and V2 voltages used to compute the offset and gain error. However, this method does not correct the inner variations of the VREFP due to the fact that V1 and V2 depend on VREFP.

The main error comes from PGA0 or PGA1. An input of PGA0 must be grounded (or any input with a possible zero volt measurement). This is also valid for calibration of PGA1. The 10-bit DAC AFEC_COCR.AOFF field will be programmed with two values, AOFF1 and AOFF2.

\[
\begin{align*}
V1 &= \text{GND} - \text{VAOFF1} \\
V2 &= \text{GND} - \text{VAOFF2}
\end{align*}
\]

Computation Example:
We select AOFF1=100 and AOFF2=400.
Assuming VDDIN=3.3V=VREFP (for the example):
\[
\begin{align*}
V1 &= \text{VREFP} \times \text{AAOFF1} / 1024 = 0.322266V \\
V2 &= \text{VREFP} \times \text{AAOFF2} / 1024 = 1.289063V
\end{align*}
\]

<table>
<thead>
<tr>
<th>Step</th>
<th>Parameter</th>
<th>Value</th>
<th>Unit</th>
<th>Equations</th>
</tr>
</thead>
<tbody>
<tr>
<td>ideal</td>
<td>( C_1 )</td>
<td>-6400</td>
<td>LSB</td>
<td>( 2^{15} \times (0-V1) / \text{VREFP} )</td>
</tr>
<tr>
<td>ideal</td>
<td>( C_2 )</td>
<td>-25600</td>
<td>LSB</td>
<td>( 2^{15} \times (0-V2) / \text{VREFP} )</td>
</tr>
<tr>
<td>actual</td>
<td>( C_A1 )</td>
<td>-6434</td>
<td>LSB</td>
<td>Measured signed format</td>
</tr>
<tr>
<td>actual</td>
<td>( C_A2 )</td>
<td>-25826</td>
<td>LSB</td>
<td>Measured signed format</td>
</tr>
</tbody>
</table>

Extraction of Gain and Offset:
Error Gain 1.01 -- Gain=(\( C_A2-C_A1 \)) / (\( C_2-C_1 \))
Error Offset 30 -- Offset=\( C_A2-C_A1 \times Gain \)

From this point, the correction can be applied:
Register OFFSETCORR -30 LSB OFFSETCORR=-Offset
Register GAINCORR 32443 LSB GAINCORR=FLOOR(\( 2^{15} \)Gain,1)

Verification
corrected C1 -6400 LSB C1=FLOOR((\( C_A1 \)+OFFSETCORR) \times \text{GAINCORR}/2^{15},1)
corrected C2 -25600 LSB C2=FLOOR((\( C_A2 \)+OFFSETCORR) \times \text{GAINCORR}/2^{15},1)

Note: 1. Converted data must be in signed format.

This method works for all values of VREFP. If VREFP varies ±3%, the calibration data is not affected and the AFEC is compensated for its own error of gain and offset. The DAC INL, gain and offset error introduces an error on the calibration. If the final accuracy is not sufficient, then an external voltage V1 and V2 are required.

Unfortunately, the absolute accuracy (including the VREFP variation) is not corrected. To improve it, it is necessary to compensate the VREFP variations.

The advantage to this method is that it can be used in-application and compensates for temperature variation of offset and gain error if the calibration is repeated periodically.
# Revision History

Table 3-2. Revision History

<table>
<thead>
<tr>
<th>Date</th>
<th>Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>29-Aug-16</td>
<td>First issue.</td>
</tr>
</tbody>
</table>
