Scope

The Atmel® | SMART SAMA5D2 Series is a high-performance, power-efficient embedded MPU based on the ARM® Cortex®-A5 processor. The SAMA5D21, SAMA5D22, SAMA5D23, SAMA5D24, SAMA5D26, SAMA5D27 and SAMA5D28 eMPUs feature one multi-port DDR controller that supports 32-bit DDR3(L)-SDRAM, 32-bit LPDDR3-SDRAM, 32-bit DDR2-SDRAM, 32-bit LPDDR2-SDRAM and 32-bit LPDDR1-SDRAM memories. These memories are called SDRAM in this document.

SAMA5D2x embeds a pad calibration feature that performs bus impedance adaptation, improving signal integrity. This leads to a reduction of overshoots, of Electromagnetic Interference (EMI), of power consumption on I/Os and eliminates the need of serial resistors on data lines.

This application note helps the developer design a system using external memory.

Reference Documents

<table>
<thead>
<tr>
<th>Type</th>
<th>Title</th>
<th>Literature No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Datasheet</td>
<td>SAMA5D2 Series Datasheet</td>
<td>11267</td>
</tr>
</tbody>
</table>
# Table of Contents

1. Multi-port DDR Controller Overview .................................................. 3
2. Multi-Port DDR Controller Signals Definition ..................................... 4
3. SDRAM Connection on SAMA5D2x ...................................................... 6
   3.1 32-bit Using 2x16-bit DDR3(L)-SDRAM Implementation .................. 6
   3.2 32-bit Using 2x16-bit DDR2-SDRAM Implementation ...................... 7
   3.3 DDR2-SDRAM and DDR3(L)-SDRAM VREF Signal Considerations ........ 7
   3.4 32-bit Using 2x16-bit LPDDR2-SDRAM Implementation ................... 8
   3.5 LPDDR1-SDRAM, LPDDR2-SDRAM and LPDDR3-SDRAM VREF Signal Considerations ........................................ 9
4. Layout and Design Constraints ......................................................... 10
   4.1 General Considerations .................................................................. 10
   4.2 DDR2/LPDDR1 Bus Interface Controller ........................................ 10
   4.3 EBI Trace Routing Guidelines ..................................................... 11
5. LPDDR2-SDRAM and LPDDR3-SDRAM Power-up and Power-off Considerations 14
   5.1 Power-up Sequence ........................................................................ 14
   5.2 Power-off Sequence ...................................................................... 14
6. Calibration Considerations ................................................................. 15
   6.1 Hardware .................................................................................... 15
   6.2 Software .................................................................................... 15
7. Multi-port DDR Controller Configuration ........................................... 17
   7.1 DDR3(L)-SDRAM Initialization .................................................... 17
   7.2 LPDDR3-SDRAM Initialization ..................................................... 17
   7.3 DDR2-SDRAM Initialization ........................................................ 17
   7.4 LPDDR2-SDRAM Initialization ..................................................... 17
   7.5 LPDDR1-SDRAM Initialization ..................................................... 17
   7.6 Micron® MT41K128M16JT DDR3L-SDRAM (MPDDRC Configuration Example) ........................................... 17
Appendix A. DDR3(L)-SDRAM Initialization Code Example ....................... 20
Appendix B. DDR2-SDRAM Initialization Code Example .......................... 23
Appendix C. LPDDR2-SDRAM Initialization Code Example ....................... 27
1. **Multi-port DDR Controller Overview**

The Multi-port DDR-SDRAM Controller (MPDDRC) is a multi-port memory controller. It comprises eight slave AHB interfaces. All simultaneous accesses (eight independent AHB ports) are interleaved to maximize memory bandwidth and minimize transaction latency due to DDR-SDRAM protocol.

The MPDDRC extends the memory capabilities of a chip by providing the interface to the external 16-bit or 32-bit DDR-SDRAM device. The page size supports ranges from 2048 to 16384 rows and from 256 to 4096 columns. It supports dword (64-bit), word (32-bit), half-word (16-bit), and byte (8-bit) accesses.

The MPDDRC supports a read or write burst length of eight locations. This enables the command and address bus to anticipate the next command, thus reducing the latency imposed by the DDR-SDRAM protocol and improving the DDR-SDRAM bandwidth. Moreover, MPDDRC keeps track of the active row in each bank, thus maximizing DDRSDRAM performance, e.g., the application may be placed in one bank and data in other banks. To optimize performance, avoid accessing different rows in the same bank. The MPDDRC supports a CAS latency of 2, 3 or 6 and optimizes the read access depending on the frequency.

Self-refresh, Power-down and Deep Power-down modes minimize the consumption of the DDR-SDRAM device. OCD (Off-chip Driver) and ODT (On-die Termination) modes are not supported.

The MPDDRC supports DDR3-SDRAM and DDR3L-SDRAM devices with DLL disabled, in DLL Off mode. In this mode, according to JEDEC standard, the maximum clock frequency is 125 MHz. However, check with memory suppliers for higher speed support. DDR3-SDRAM supports high capacity, 1 Gbit and more, and enables to reduce power consumption with a 1.5V supply (DDR3-SDRAM) or a 1.35V supply (DDR3L-SDRAM). The DLL Off mode sets the CAS Read Latency (CRL) and the CAS Write Latency (CWL) to 6. The latency is automatically set by the controller.

The MPDDRC I/Os are powered by VDDIODDR. For DDR2-SDRAM and LPDDR1-SDRAM, VDDIODDR is set to 1.8V nominal; for DDR3-SDRAM, VDDIODDR is set to 1.50V nominal; for DDR3L-SDRAM, VDDIODDR is set to 1.35V nominal; for LPDDR2-SDRAM and LPDDR3-SDRAM, VDDIODDR is set to 1.2V nominal.

The DDR Chip Select enables to have 512 Mbytes of SDRAM, from address 0x2000 0000 to address 0x4000 0000 for standard accesses, and from address 0x4000 0000 to address 0x6000 0000 for AES encrypted accesses.
2. Multi-Port DDR Controller Signals Definition

The MPDDRC manages 4-bank and 8-bank SDRAM devices. The signals generated by the controller are defined in Table 2-1.

Table 2-1. SDRAM Controller Signals

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Function</th>
<th>Type</th>
<th>Active Level</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DDR_RESETN</td>
<td>DDR3 Asynchronous Reset</td>
<td>Input</td>
<td>–</td>
<td>Prevent illegal commands and/or unwanted states. When Self-refresh mode is used, should be tied to VDDIODDR using 100 KΩ, pull-up.</td>
</tr>
<tr>
<td>DDR_VREF</td>
<td>Reference Voltage</td>
<td>Input</td>
<td>–</td>
<td>Used by the input buffers of the DDR2 memories as well as the DDR2 controller to determine logic levels. VREF is specified to be ½ the power supply voltage and is created using a voltage divider constructed from two 1.5 KΩ, 1% tolerance resistors.</td>
</tr>
<tr>
<td>DDR_CAL</td>
<td>LPDDR2 Calibration Reference</td>
<td>Input</td>
<td>–</td>
<td>Used to calibrate I/O. See Calibration section for more details.</td>
</tr>
<tr>
<td>DDR_CK, DDR_CKN</td>
<td>DDR2 Differential Clock</td>
<td>Output</td>
<td>–</td>
<td>Differential clock signals that feed the SDRAM device. All other signals take those two signals as a reference.</td>
</tr>
<tr>
<td>DDR_CKE</td>
<td>DDR2 Clock Enable</td>
<td>Output</td>
<td>High</td>
<td>Acts as an inhibit signal to the DDR device. DDR_CKE remains high during valid DDR2 access (Read, Write, Prech). This signal goes low when the device is in Power-down mode or in Self-refresh mode; a self-refresh command can be issued by the controller (refer to the DDR2 controller Self-refresh mode).</td>
</tr>
<tr>
<td>DDR_CS</td>
<td>DDR2 Controller Chip Select</td>
<td>Output</td>
<td>Low</td>
<td>When the Chip Select (DDR_CS) is low, the command input is valid. When it is high, the commands are ignored but the operation continues.</td>
</tr>
<tr>
<td>DDR_BA[2..0]</td>
<td>Bank Select</td>
<td>Output</td>
<td>Low</td>
<td>Select the bank to address when a command is input. Read/write or precharge is applied to the bank selected by DDR_BA0, DDR_BA1, or DDR_BA2.</td>
</tr>
<tr>
<td>DDR_WE</td>
<td>DDR2 Write Enable</td>
<td>Output</td>
<td>Low</td>
<td>The Row Address Strobe (DDR_RAS) and the Column Address Strobe (DDR_CAS) will assert to indicate that the corresponding address is present on the bus. The conjunction with Write Enable (DDR_WE) and chip select (SDCS), at the rising edge of the clock (DDR_CK) or the falling edge of the #clock (#DDR_CK), determines the DDR2 operation.</td>
</tr>
<tr>
<td>DDR_RAS - DDR_CAS</td>
<td>Row and Column Signal</td>
<td>Output</td>
<td>Low</td>
<td>SDRAM controller address lines, respectively bounded to [A0:A13] on the microcontroller.</td>
</tr>
<tr>
<td>DDR_A[13..0]</td>
<td>DDR2 Address Bus</td>
<td>Output</td>
<td>–</td>
<td>SDRAM controller data lines, respectively bounded to [DDR_D31:DDR_D0] on the microcontroller.</td>
</tr>
<tr>
<td>DDR_D[31..0]</td>
<td>DDR2 Data Bus</td>
<td>I/O/-PD</td>
<td>–</td>
<td>SDRAM controller data lines, respectively bounded to [DDR_D31:DDR_D0] on the microcontroller.</td>
</tr>
<tr>
<td>DDR_DQS[3..0], DDR_DQSN[3..0]</td>
<td>Differential Data Strobe</td>
<td>I/O/-PD</td>
<td>–</td>
<td>DDR_DQS[0..3]: Data Strobe. The data is sampled on DDR_DQS edges. DDR_DQSN[0..3]: Negative Data Strobe, for LPDDR2-SDRAM. DQSN must be connected to DDR_VREF for DDR2 memories.</td>
</tr>
</tbody>
</table>
Table 2-1. SDRAM Controller Signals (Continued)

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Function</th>
<th>Type</th>
<th>Active Level</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DDR_DQM[3..0]</td>
<td>Write Data Mask</td>
<td>Output</td>
<td>—</td>
<td>Data is accessed in 32 bits by means of DDR_DQM[3..0], which are respectively the highest to lowest mask bits for the DDR2 data on the bus.</td>
</tr>
</tbody>
</table>
3. **SDRAM Connection on SAMA5D2x**

The user interface to configure the MPDDR controller is mapped at address 0xF000 C000.

Each memory device must use sufficient decoupling to provide an efficient filtering on the power supply rails.

### 3.1 32-bit Using 2x16-bit DDR3(L)-SDRAM Implementation

#### 3.1.1 Hardware Configuration

---

#### 3.1.2 Software Configuration

Refer to Section 7.1 “DDR3(L)-SDRAM Initialization” for information on the DDR3 initialization sequence.
3.2 32-bit Using 2x16-bit DDR2-SDRAM Implementation

3.2.1 Hardware Configuration

Atmel-44044A-ATARM-Implementation-of-SDRAM-on-SAMA5D2x-Devices-ApplicationNote_07-Sep-15

3.2.2 Software Configuration

Refer to Section 7.1 “DDR3(L)-SDRAM Initialization” for information on the DDR2 initialization sequence.

3.3 DDR2-SDRAM and DDR3(L)-SDRAM VREF Signal Considerations

DDR_VREF, which is half the interface voltage, is provided by a voltage divider of VDDIODDR.

- 0.9V for 1.80V typical VDDIODDR for DDR2 Interface I/O lines
- 0.68V for 1.35V typical VDDIODDR for DDR3L Interface I/O lines
- 0.75V for 1.50V typical VDDIODDR for DDR3 interface I/O lines

DDR_VREF is not a high current supply, but it is important to keep it as noiseless as possible with minimal inductance. DQSN[3:0] must be connected to DDR_VREF for DDR2-SDRAM and DDR3(L)-SDRAM memories.

Figure 3-1. Example for DDR3L-SDRAM
3.4 32-bit Using 2x16-bit LPDDR2-SDRAM Implementation

3.4.1 Hardware Configuration
3.4.2 Software Configuration

Refer to Section 7.4 “LPDDR2-SDRAM Initialization” for information on the LPDDR2 initialization sequence.

3.5 LPDDR1-SDRAM, LPDDR2-SDRAM and LPDDR3-SDRAM VREF Signal Considerations

DDR_VREF, which is half the interface voltage, is provided by a voltage divider of VDDIODDR.
- 0.9V for 1.80V typical VDDIODDR for LPDDR Interface I/O lines
- 0.6V for 1.20V typical VDDIODDR for LPDDR2 / LPDDR3 Interface I/O lines

DDR_VREF is not a high current supply, but it is important to keep it as noiseless as possible with minimal inductance.

To reduce noise, two VREF pins are needed for LPDDR2-SDRAM: VREFCA and VREFDQ.
4. Layout and Design Constraints

4.1 General Considerations

This section provides routing guidelines for layout and design of a printed circuit board using high-speed memories. The signal integrity rules for high-speed interfaces need to be considered. In fact, it is highly recommended that the board design be simulated to determine optimum layout for signal integrity and quality. Keep in mind that this document can only highlight the most important issues that should be considered when designing a board with high-speed memories. The designer has to take into account the corresponding information (specification, design guidelines, etc.) contained in the documentation for each interface that is to be implemented on board.

The length difference between the data lane and the CK signal should not exceed 400 mils.

In each data lane (e.g. lane0 includes DQ[7:0]/DM0/DQS0), the length difference between each signal and the respective DQS/DQSn signal should not exceed 100 mils.

The following rules should also be observed:

- 3W rule: keep the distance between two adjacent traces larger than 3 times the trace width.
- Serpentine routing rule: when a design requires equal-length traces between the source and multiple loads, some traces can be bent in order to match the trace lengths. However, improper trace bending affects signal integrity and propagation delay. To minimize crosstalk, ensure that $S \geq 3 \times H$, where $S$ is the spacing between the parallel sections and $H$ is the height of the signal trace above the reference plane.

4.2 DDR2/LPDDR1 Bus Interface Controller

Bus signals can be split in three groups:

1. Differential Clock source, VREF middle voltage point for DDR2 reference voltage
   - This first and most critical signal group is set up by the CK, NCK signals and the VREF reference voltage only.
2. Bus, Strobe and Mask signals
   - Data bus signals
   - DQS signals
   - DQM signals
3. Address, Control signals
   - Address bus signals (DDR_Ax)
   - DDR_BAx signals (Bank select signals)
   - CKE signal, RAS, CAS, NWE and NCS control signals

4.2.1 Group 1 Signals

Group 1 signals are the most critical, and should be routed first. The clock is driven in Differential mode. Two traces should be planned to drive those signals to DDR2 packages. The clock traces have the same impedance, and therefore:

- Both traces must be routed on the outer layer.
- Both traces must be parallel.
- Clock traces must use only two vias/traces.

Voltage reference VREF can be impacted by noise. Those voltage reference traces versus other traces must be kept away from noisy digital traces (in three dimensions: above and below layers and on both sides): maintain a 15–20 mils clearance from other nets.
This net should be larger than other traces (like a small local voltage plane), and located on the layer closest to the ground layer.

4.2.2 Group 2 Signals

Route Group 2 signals by keeping the propagation delay equal as first constraint:
- Route each data group (DQ + DQS + DM) on the same layer to match propagation delays and minimize skew between these signals.
- Between signals DQ and DQM, keep a minimum space of 3 widths; between DQS (potentially impacted by noise) and DQ/DQM, keep a minimum space of 4 widths.

4.2.3 Group 3 Signals

Group 3 signals should be routed by minimizing crosstalk with [DQ, DQS, DQM] ↔ [Addresses, CTRL Bus]: maintain a gap between the two groups and do not interlace them.

<table>
<thead>
<tr>
<th>Table 4-1. Example of PCB Stackup</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Layer</strong></td>
</tr>
<tr>
<td>Layer 1 (Top)</td>
</tr>
<tr>
<td>Layer 2</td>
</tr>
<tr>
<td>Layer 3</td>
</tr>
<tr>
<td>Layer 4</td>
</tr>
<tr>
<td>Layer 5</td>
</tr>
<tr>
<td>Layer 6 (Bottom)</td>
</tr>
</tbody>
</table>

4.3 EBI Trace Routing Guidelines

4.3.1 Topology About the EBI Bus

Bus impedance: maintain an impedance of 50Ω to ±10%.

4.3.2 Placement

Place the highest-speed/highest-current components as far from the I/O connections as possible.

4.3.3 Bypassing Capacitors

Keep all surface traces that run between the pads of the decoupling capacitors and their vias as short and wide as possible. Use as small a body size for a decoupling capacitor as you can afford, and minimize the length of all connections from the capacitor pads to the power and ground planes.

4.3.4 Trace Length

Keep the time delay of stubs less than 20% of the rise time of the fastest signals.

Route the shortest path between MPU and resistor networks dedicated to the memories.

4.3.5 Trace Spacing

For microstrip or stripline transmission lines, keep the spacing between adjacent signal paths at least twice the line width.

Keep all traces at least five line widths from the edge of the board.
4.3.6 Vias
Use vias as large in diameter as practical when routing to power or ground planes.

4.3.7 Ground Plane(s)
Follow the return path of each signal and keep the width of the return path under each signal path at least as wide, and preferably at least three times as wide, as the signal trace.

To avoid EMI, avoid routing switching signals across splits or openings in ground planes. Routing around them is preferable even if it results in longer paths.

4.3.8 Power Plane(s)
- Minimize the loop inductance between the power and ground paths.
- Allocate power and ground planes on adjacent layers with as thin a dielectric as possible.
- Route the power and ground planes as close as possible to the surface where the decoupling capacitors are mounted.
- Supply voltages must be composed of planes only, not traces. Short connections (= 8 mils) are commonly used to attach vias to planes. Any connections required from supply voltages to vias for device pins or decoupling capacitors should be as short and as wide as possible to minimize trace impedance (20 mils trace width).

4.3.9 General Considerations for High-Speed Differential Interfaces
The following is a list of suggestions for designing with high-speed differential signals.
- Use controlled impedance PCB traces that match the specified differential impedance.
- Keep the trace lengths of the differential signal pairs as short as possible.
- The differential signal pair traces should be trace-length matched and the maximum trace-length mismatch should not exceed the specified values. Match each differential pair per segment.
- Maintain parallelism and symmetry between differential signals with the trace spacing needed to achieve the specified differential impedance.
- Maintain maximum possible separation between the differential pairs, any high-speed clocks/periodic signals (CMOS/TTL) and any connector leaving the PCB (such as I/O connectors, control and signal headers, or power connectors).
- Route differential signals on the signal layer nearest the ground plane using a minimum of vias and corners. This will reduce signal reflections and impedance changes. Use GND stitching vias when changing layers.
- Route CMOS/TTL and differential signals on a different layer(s), which should be isolated by the power and ground planes.
- Avoid tight bends. When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn.
- Do not route traces under crystals, crystal oscillators, clock synthesizers, magnetic devices or ICs that use, and/or generate, clocks.
- Stubs on differential signals should be avoided due to the fact that stubs will cause signal reflections and affect signal quality.
- Keep the length of high-speed clock and periodic signal traces that run parallel to high-speed signal lines at a minimum to avoid crosstalk. Based on EMI testing experience, the minimum suggested spacing to clock signals is 50 mils.
- Use a minimum of 20 mils spacing between the differential signal pairs and other signal traces for optimal signal quality. This helps to prevent crosstalk.
- Route all traces over continuous planes (VCC or GND), avoiding to cross splits or openings in those planes.
Address and control traces must be length-matched to within 0.1 inch (2.54 mm).
Address and control traces must match the data group trace lengths to within 0.25 inches (6.35 mm).
5. **LPDDR2-SDRAM and LPDDR3-SDRAM Power-up and Power-off Considerations**

5.1 **Power-up Sequence**

A specific sequence must be used to power up the LPDDR2-SDRAM or LPDDR3-SDRAM device. This procedure is mandatory. Power-up and initialization by means other than those specified will result in undefined operation. Refer to the LPDDR2-SDRAM or LPDDR3-SDRAM datasheet for full details and timings.

5.2 **Power-off Sequence**

A specific sequence must be used to power off the LPDDR2-SDRAM or LPDDR3-SDRAM device. This procedure is mandatory. Power-off by means other than those specified will result in uncontrolled power-off.

The VDDIODDR power fail must be handled at system level (IRQ or FIQ). When this event occurs, the LPDDR2-LPDDR3 power-off sequence is to be applied using the LPDDR2_LPDDR3_Pwoff bit (bit 3 in MPDDRC_LPR) before the VDDIODDR power-off.

Uncontrolled power-off sequence can be applied only up to 400 times in the life of a LPDDR2-SDRAM or LPDDR3-SDRAM device.

Refer to the LPDDR2-SDRAM or LPDDR3-SDRAM datasheet for full details and timings.
6. **Calibration Considerations**

SAMA5D2x embeds a pad calibration feature that performs bus impedance adaptation, improving signal integrity. This leads to:
- reduction of overshoots,
- reduction of Electromagnetic Interference (EMI),
- reduction of power consumption on I/Os,
- eliminating the need of a serial resistor on data lines.

6.1 **Hardware**

Calibration requires connecting a resistor on DDR_CAL to GND. The resistor value depends on the SDRAM type:
- 24 KΩ for LPDDR2/LPDDR3
- 23 KΩ for DDR3L
- 22 KΩ for DDR3
- 21 KΩ for DDR2/LPDDR1

![Figure 6-1. Example for DDR3L-SDRAM](image)

6.2 **Software**

6.2.1 **DDR3(L)-SDRAM, DDR2-SDRAM and LPDDR1-SDRAM Calibration**

DDR3, DDR2 or LPDDR1 software calibration is to be done only once and requires the following steps:
1. Set field RDIV in the MPDDRC_IO_CALIBR register, according to the board impedance.
2. Calculate value TZQIO using the formula TZQIO = (DDRCLK × 20 ns) + 1.
3. Set the TZQIO time in MPDDRC_IO_CALIBR.
4. Activate calibration by setting the 5th bit in the High Speed Register (0xFFFFFEA24).
6.2.2 LPDDR2-SDRAM and LPDDR3-SDRAM Calibration

LPDDR2 and LPDDR3 software calibration is to be done only once and requires the following steps:

1. Set field RDIV in the MPDDRC_IO_CALIBR register, according to the board impedance.
2. Calculate value TZQIO using the formula TZQIO = (DDRCLK × 20 ns) + 1.
3. Set the TZQIO time in MPDDRC_IO_CALIBR.
4. Program Short Calibration Time with field ZQCS in LPDDR2_TIM_CAL according to the LPDDR2(3)-SDRAM datasheet.
5. Calculate the calibration pulse over Process Voltage Temperature (PVT) according to the refresh rate, the temperature and voltage expected change, the temperature and voltage sensitivities defined in the LPDDR2(3)-SDRAM datasheet, using the formula: \( \text{COUNT\_CAL} = \frac{\text{ZQCorrection}}{\left(\text{TSens} \times \text{Tdriftrate}\right) + \left(\text{VSens} \times \text{Vdriftrate}\right)} \).
6. Set the value in field COUNT\_CAL in the LPDDR23\_CAL\_MR4 register.

For example, if TSens = 0.75%/°C, VSens = 0.2%/mV, Tdriftrate = 1°C/sec and Vdriftrate = 15mV/sec, then the interval between ZQCS commands is calculated as \( \frac{1.5}{((0.75 \times 1) + (0.2 \times 15))} = 0.4 \text{ sec} \).

This LPDDR2-SDRAM device requires a calibration every 0.4s.

The value to be loaded depends on the average time between REFRESH commands, \( t_{\text{REF}} \).

For an LPDDR2-SDRAM with a time between refresh of 7.8 µs, the value of the Calibration Timer Count bit is programmed \((0.4/7.8 \times 10^{-6}) = 0xC852\).
7. Multi-port DDR Controller Configuration

7.1 DDR3(L)-SDRAM Initialization

The DDR3(L)-SDRAM initialization sequence is described in Section “DDR3-SDRAM/DDR3L-SDRAM Initialization” of the SAMA5D2 Series datasheet. For an example of initialization, see “DDR3(L)-SDRAM Initialization Code Example”.

7.2 LPDDR3-SDRAM Initialization

The LPDDR3-SDRAM initialization sequence is described in Section “Low-power DDR3-SDRAM Initialization” of the SAMA5D2 Series datasheet.

7.3 DDR2-SDRAM Initialization

The DDR2-SDRAM initialization sequence is described in Section “DDR2-SDRAM Initialization” of the SAMA5D2 Series datasheet. For an example of initialization, see “DDR2-SDRAM Initialization Code Example”.

7.4 LPDDR2-SDRAM Initialization

The LPDDR2-SDRAM initialization sequence is described in Section “Low-power DDR2-SDRAM Initialization” of the SAMA5D2 Series datasheet. For an example of initialization, see “LPDDR2-SDRAM Initialization Code Example”.

7.5 LPDDR1-SDRAM Initialization

The LPDDR1-SDRAM initialization sequence is described in Section “Low-power DDR1-SDRAM Initialization” of the SAMA5D2 Series datasheet.

7.6 Micron® MT41K128M16JT DDR3L-SDRAM (MPDDRC Configuration Example)

Micron MT41K128M16JT devices are 256 MB DDR3L-SDRAM devices arranged as 16 Mbit × 16 × 8 banks with a CAS latency of 5 at 166 MHz. These devices are featured on the SAMA5D2-XULT.

Table 7-1 gives the delay in ns extracted from the DDR3L-SDRAM datasheet, the corresponding number of cycles at 166 MHz, and the field to program these values accordingly in a system running at 498 MHz for Processor Clock and 166 MHz for System Clock.

Table 7-1. MPDDRC Configuration Example with Micron MT41K128M16JT

<table>
<thead>
<tr>
<th>Description</th>
<th>System Configuration</th>
<th>Value in Micron Datasheet</th>
<th>Number of Cycles at 166 MHz</th>
<th>Value in SAMA5D2 Datasheet</th>
<th>Register</th>
<th>Bit or Field</th>
<th>Register or Field Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Processor / Bus Clock</td>
<td>498 / 166 MHz</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>PMC_MCKR</td>
<td>–</td>
<td>0x00001302</td>
</tr>
<tr>
<td>PLL Frequency</td>
<td>996 MHz</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>CKGR_PLLAR</td>
<td>–</td>
<td>0x20523F01</td>
</tr>
<tr>
<td>System Clock</td>
<td>DDR clock enable</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>PMC_SCER</td>
<td>–</td>
<td>0x00000005</td>
</tr>
<tr>
<td>System</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DDR3L Device</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MPDDRC Configuration Register</td>
<td>–</td>
<td>–</td>
<td>10</td>
<td>10</td>
<td>MPDDRC_CR</td>
<td>NC</td>
<td>0x1</td>
</tr>
<tr>
<td>Number of Columns</td>
<td>–</td>
<td>10</td>
<td>–</td>
<td>10</td>
<td>MPDDRC_CR</td>
<td>NR</td>
<td>0x3&lt;&lt;2</td>
</tr>
<tr>
<td>Number of Rows</td>
<td>–</td>
<td>14</td>
<td>–</td>
<td>14</td>
<td>MPDDRC_CR</td>
<td>CAS</td>
<td>0x5&lt;&lt;4</td>
</tr>
<tr>
<td>CAS Latency</td>
<td>–</td>
<td>5</td>
<td>5</td>
<td>5 cycles</td>
<td>MPDDRC_CR</td>
<td>CAS</td>
<td>0x5&lt;&lt;4</td>
</tr>
</tbody>
</table>
Table 7-1. MPDDRC Configuration Example with Micron MT41K128M16JT (Continued)

<table>
<thead>
<tr>
<th>Description</th>
<th>System Configuration</th>
<th>Value in Micron Datasheet</th>
<th>Number of Cycles at 166 MHz</th>
<th>Value in SAMA5D2 Datasheet</th>
<th>Register</th>
<th>Bit or Field</th>
<th>Register or Field Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset DLL</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>Disable</td>
<td>MPDDRC_CR</td>
<td>DLL</td>
<td>0x0&lt;&lt;7</td>
</tr>
<tr>
<td>Drive Strength (DDR2 only)</td>
<td>–</td>
<td>Normal</td>
<td>–</td>
<td>Normal</td>
<td>MPDDRC_CR</td>
<td>DIC_DS</td>
<td>0x1&lt;&lt;8</td>
</tr>
<tr>
<td>DLL OFF mode</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>DLL OFF</td>
<td>MPDDRC_CR</td>
<td>DIS_DLL</td>
<td>0x1&lt;&lt;9</td>
</tr>
<tr>
<td>Calibration (LPDDR2/LPDDR3-SDRAM only)</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>Disabled</td>
<td>MPDDRC_CR</td>
<td>ZQ</td>
<td>0x0&lt;&lt;10</td>
</tr>
<tr>
<td>Off-Chip Driver</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>Normal</td>
<td>MPDDRC_CR</td>
<td>OCD</td>
<td>0x0&lt;&lt;12</td>
</tr>
<tr>
<td>Mask Data is shared</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>Not shared</td>
<td>MPDDRC_CR</td>
<td>DMQS</td>
<td>0x0&lt;&lt;16</td>
</tr>
<tr>
<td>Enable Read Measure</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>Disabled</td>
<td>MPDDRC_CR</td>
<td>ENRD_M</td>
<td>0x0&lt;&lt;17</td>
</tr>
<tr>
<td>Number of banks</td>
<td>–</td>
<td>8</td>
<td>–</td>
<td>8</td>
<td>MPDDRC_CR</td>
<td>NB</td>
<td>0x1&lt;&lt;20</td>
</tr>
<tr>
<td>Not DQS (DDR2 only)</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>Disabled</td>
<td>MPDDRC_CR</td>
<td>NDQS</td>
<td>0x0&lt;&lt;21</td>
</tr>
<tr>
<td>Type of decoding</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>interleaved</td>
<td>MPDDRC_CR</td>
<td>DECOD</td>
<td>0x1&lt;&lt;22</td>
</tr>
<tr>
<td>Unaligned access allowed</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>Enabled</td>
<td>MPDDRC_CR</td>
<td>UNAL</td>
<td>0x1&lt;&lt;23</td>
</tr>
<tr>
<td><strong>MPDDRC I/O Calibration Register</strong></td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>0x0876504</td>
<td></td>
</tr>
<tr>
<td>Resistor Divider</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>RZQ_60_R, RZQ_57_R, RZQ_55_RZQ_52Ω</td>
<td>MPDDRC_IO_CALIBR</td>
<td>RDIV</td>
<td>0x4</td>
</tr>
<tr>
<td>Calibration Enable</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>MPDDRC_IO_CALIBR</td>
<td>EN_CALIB</td>
<td>0x0&lt;&lt;4</td>
</tr>
<tr>
<td>IO calibration</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>MPDDRC_IO_CALIBR</td>
<td>TZQIO</td>
<td>0x65&lt;&lt;8</td>
</tr>
<tr>
<td>Number of transistor P</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>MPDDRC_IO_CALIBR</td>
<td>CALCOD_EP</td>
<td>0x7&lt;&lt;16</td>
</tr>
<tr>
<td>Number of transistor N</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>MPDDRC_IO_CALIBR</td>
<td>CALCOD_EN</td>
<td>0x8&lt;&lt;20</td>
</tr>
<tr>
<td><strong>MPDDRC Read Datapath Register</strong></td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>0x00000002</td>
<td></td>
</tr>
<tr>
<td>Shift Sampling</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>2 cycles</td>
<td>MPDDRC_RD_DAT_A_PATH</td>
<td>SHIFT_SAMPLING</td>
<td>0x2</td>
</tr>
<tr>
<td><strong>MPDDRC Timing Parameter 0 Register</strong></td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>0x44439425</td>
<td></td>
</tr>
<tr>
<td>ACTIVATE to PRECHARGE Time (delay)</td>
<td>–</td>
<td>28 ns</td>
<td>5</td>
<td>–</td>
<td>MPDDRC_TPR0</td>
<td>TRAS</td>
<td>0x5</td>
</tr>
<tr>
<td>ACTIVATE to READ/WRITE Time (delay)</td>
<td>–</td>
<td>11 ns</td>
<td>2</td>
<td>–</td>
<td>MPDDRC_TPR0</td>
<td>TRCD</td>
<td>0x2&lt;&lt;4</td>
</tr>
<tr>
<td>Last DATA-IN to PRECHARGE Time (delay)</td>
<td>–</td>
<td>4 CK in DLL off mode</td>
<td>4</td>
<td>–</td>
<td>MPDDRC_TPR0</td>
<td>TWR</td>
<td>0x4&lt;&lt;8</td>
</tr>
<tr>
<td>REFRESH to ACTIVATE Time (delay)</td>
<td>–</td>
<td>49 ns</td>
<td>9</td>
<td>–</td>
<td>MPDDRC_TPR0</td>
<td>TRC</td>
<td>0x9&lt;&lt;12</td>
</tr>
<tr>
<td>PRECHARGE to ACTIVATE Time (delay)</td>
<td>–</td>
<td>14 ns</td>
<td>3</td>
<td>–</td>
<td>MPDDRC_TPR0</td>
<td>TRP</td>
<td>0x3&lt;&lt;16</td>
</tr>
<tr>
<td>ACTIVE BankA to ACTIVE BankB (delay)</td>
<td>–</td>
<td>Max of 7.5 ns or 4 CK</td>
<td>4</td>
<td>–</td>
<td>MPDDRC_TPR0</td>
<td>TRRD</td>
<td>0x4&lt;&lt;20</td>
</tr>
<tr>
<td>Internal Write to Read Delay</td>
<td>–</td>
<td>Max of 7.5 ns or 4 CK</td>
<td>4</td>
<td>–</td>
<td>MPDDRC_TPR0</td>
<td>TWTR</td>
<td>0x4&lt;&lt;24</td>
</tr>
</tbody>
</table>
Table 7-1. MPDDRC Configuration Example with Micron MT41K128M16JT (Continued)

<table>
<thead>
<tr>
<th>Description</th>
<th>System Configuration</th>
<th>Value in Micron Datasheet</th>
<th>Number of Cycles at 166 MHz</th>
<th>Value in SAMA5D2 Datasheet</th>
<th>Register</th>
<th>Bit or Field</th>
<th>Register or Field Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load Mode Register Command to ACTIVE or REFRESH Command (delay)</td>
<td>–</td>
<td>Max of 7.5 ns or 4 CK</td>
<td>4</td>
<td>–</td>
<td>MPDDRC_TPR0</td>
<td>TMRD</td>
<td>0x4&lt;&lt;28</td>
</tr>
<tr>
<td>MPDDRC Timing Parameter 1 Register</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>MPDDRC_TPR1</td>
<td>–</td>
<td>0x03001D1B</td>
</tr>
<tr>
<td>Row Cycle Delay</td>
<td>–</td>
<td>160 ns</td>
<td>27</td>
<td>–</td>
<td>MPDDRC_TPR1</td>
<td>TRFC</td>
<td>0x1B</td>
</tr>
<tr>
<td>Exit Self-Refresh Delay to Non-Read Command (not used in DDR3(L))</td>
<td>–</td>
<td>TRFC + 10 ns</td>
<td>29</td>
<td>–</td>
<td>MPDDRC_TPR1</td>
<td>TXSNR</td>
<td>0x1D&lt;&lt;8</td>
</tr>
<tr>
<td>Exit Self Refresh Delay to Read Command</td>
<td>–</td>
<td>0 cycles</td>
<td>0</td>
<td>–</td>
<td>MPDDRC_TPR1</td>
<td>TXSRD</td>
<td>0x0&lt;&lt;16</td>
</tr>
<tr>
<td>Exit Power-down Delay to First Command</td>
<td>–</td>
<td>Max of 6 ns or 3 CK</td>
<td>3</td>
<td>–</td>
<td>MPDDRC_TPR1</td>
<td>TXP</td>
<td>0x3&lt;&lt;24</td>
</tr>
<tr>
<td>MPDDRC Timing Parameter 2 Register(2)</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>MPDDRC_TPR2</td>
<td>–</td>
<td>0x00074000</td>
</tr>
<tr>
<td>Read to Precharge</td>
<td>–</td>
<td>Max of 7.5 ns or 4 CK</td>
<td>4</td>
<td>–</td>
<td>MPDDRC_TPR2</td>
<td>TRTP</td>
<td>0x4&lt;&lt;12</td>
</tr>
<tr>
<td>Four Active Windows</td>
<td>–</td>
<td>40 ns</td>
<td>7</td>
<td>–</td>
<td>MPDDRC_TPR2</td>
<td>TFAW</td>
<td>0x7&lt;&lt;16</td>
</tr>
<tr>
<td>MPDDRC Memory Device Register</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>MPDDRC_MD</td>
<td>MD</td>
<td>0x4</td>
</tr>
<tr>
<td>Memory Device</td>
<td>DDR2-SDRAM</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>MPDDRC_MD</td>
<td>DBW</td>
<td>0x0&lt;&lt;4</td>
</tr>
<tr>
<td>Data Bus Width</td>
<td>32 bits</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>MPDDRC_MD</td>
<td>–</td>
<td></td>
</tr>
<tr>
<td>MPDDRC Refresh Timer Register - Timer Count</td>
<td>166 MHz</td>
<td>7.8 µs</td>
<td>–</td>
<td>–</td>
<td>MPDDRC_RTR</td>
<td>COUNT</td>
<td>0x510</td>
</tr>
</tbody>
</table>

Notes:
1. OCD is not supported, but it is a mandatory step in the DDR2 initialization phase.
2. Any bit or field of this register not listed in the table must remain unchanged.
Appendix A. DDR3(L)-SDRAM Initialization Code Example

This appendix provides an example of the DDR3L initialization code, associated with the different steps of the DDR3L-SDRAM initialization sequence. All defines are given in mpddrc.h or ddr.h.

```c
int ddr3_sdram_initialize(unsigned int base_address,
                           unsigned int ram_address,
                           struct ddramc_register *ddramc_config)
{
    unsigned int ba_offset;

    /* Compute BA[] offset according to CR configuration */
    ba_offset = (ddramc_config->cr & AT91C_DDRC2_NC) + 9;
    if (!(ddramc_config->cr & AT91C_DDRC2_DECOD_INTERLEAVED))
        ba_offset += ((ddramc_config->cr & AT91C_DDRC2_NR) >> 2) + 11;
    ba_offset += (ddramc_config->mdr & AT91C_DDRC2_DBW) ? 1 : 2;
    dbg_very_loud(" ba_offset = %x ...\n", ba_offset);

    /*
    * Step 1: Program the memory device type in the MPDDRC Memory Device Register
    */
    write_ddramc(base_address, HDDRSDRC2_MDR, ddramc_config->mdr);

    /*
    * Step 2: Program features of the DDR3-SDRAM device in the MPDDRC
    * Configuration Register and in the MPDDRC Timing Parameter 0 Register
    */
    write_ddramc(base_address, HDDRSDRC2_CR, ddramc_config->cr);
    write_ddramc(base_address, HDDRSDRC2_T0PR, ddramc_config->t0pr);
    write_ddramc(base_address, HDDRSDRC2_T1PR, ddramc_config->t1pr);
    write_ddramc(base_address, HDDRSDRC2_T2PR, ddramc_config->t2pr);

    /*
    * Step 3: A NOP command is issued to the DDR3-SRAM.
    * Program the NOP command in the MPDDRC Mode Register (MPDDRC_MR).
    * The application must write a one to the MODE field in the MPDDRC_MR
    * Perform a write access to any DDR3-SDRAM address to acknowledge this command.
    * The clock which drive the DDR3-SDRAM device are now enabled.
    */
    write_ddramc(base_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_NOP_CMD);
    *((unsigned volatile int *)ram_address) = 0;

    /*
    * Step 4: A pause of at least 500us must be observed before a single toggle.
    */
```
udelay(500);

/*
 * Step 5: A NOP command is issued to the DDR3-SDRAM
 * Program the NOP command in the MPDDRC_MR.
 * The application must write a one to the MODE field in the MPDDRC_MR.
 * Perform a write access to any DDR3-SDRAM address to acknowledge this command.
 * CKE is now driven high.
 */
write_ddramc(base_address, HDRSDC2_MR, AT91C_DDC2_MODE_NOP_CMD);
*((unsigned volatile int *)ram_address) = 0;

/*
 * Step 6: An Extended Mode Register Set (EMRS2) cycle is issued to choose
 * between commercial or high temperature operations. The application must
 * write a five to the MODE field in the MPDDRC_MR and perform a write
 * access to the DDR3-SDRAM to acknowledge this command.
 * The write address must be chosen so that signal BA[2] is set to 0,
 * BA[1] is set to 1 and signal BA[0] is set to 0.
 */
write_ddramc(base_address, HDRSDC2_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
*((unsigned int *)(ram_address + (0x2 << ba_offset))) = 0;

/*
 * Step 7: An Extended Mode Register Set (EMRS3) cycle is issued to set
 * the Extended Mode Register to 0. The application must write a five
 * to the MODE field in the MPDDRC_MR and perform a write access to the
 * DDR3-SDRAM to acknowledge this command. The write address must be
 * chosen so that signal BA[2] is set to 0, BA[1] is set to 1 and signal
 * BA[0] is set to 1.
 */
write_ddramc(base_address, HDRSDC2_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
*((unsigned int *)(ram_address + (0x3 << ba_offset))) = 0;

/*
 * Step 8: An Extended Mode Register Set (EMRS1) cycle is issued to
 * disable and to program O.D.S. (Output Driver Strength).
 * The application must write a five to the MODE field in the MPDDRC_MR
 * and perform a write access to the DDR3-SDRAM to acknowledge this command.
 * The write address must be chosen so that signal BA[2:1] is set to 0
 * and signal BA[0] is set to 1.
 */
write_ddramc(base_address, HDRSDC2_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
*((unsigned int *)(ram_address + (0x1 << ba_offset))) = 0;
Step 9: Write a one to the DLL bit (enable DLL reset) in the MPDDRC Configuration Register (MPDDRC_CR)

Step 10: A Mode Register Set (MRS) cycle is issued to reset DLL.
- The application must write a three to the MODE field in the MPDDRC_MR
- and perform a write access to the DDR3-SDRAM to acknowledge this command.
- The write address must be chosen so that signals BA[2:0] are set to 0

Step 11: A Calibration command (MRS) is issued to calibrate RTT and RON values for the Process Voltage Temperature (PVT).
- The application must write a six to the MODE field in the MPDDRC_MR
- and perform a write access to the DDR3-SDRAM to acknowledge this command.
- The write address must be chosen so that signals BA[2:0] are set to 0.

Step 12: A Normal Mode command is provided.
- Program the Normal mode in the MPDDRC_MR and perform a write access to any DDR3-SDRAM address to acknowledge this command.

Step 13: Perform a write access to any DDR3-SDRAM address.

Step 14: Write the refresh rate into the COUNT field in the MPDDRC Refresh Timer Register (MPDDRC_RTR):
- refresh rate = delay between refresh cycles.
- The DDR3-SDRAM device requires a refresh every 7.81 us.
Appendix B. DDR2-SDRAM Initialization Code Example

This appendix provides an example of the DDR2 initialization code, associated with the different steps of the DDR2-SDRAM initialization sequence.

```c
int ddram_init(unsigned int ddram_controller_address, unsigned int ddram_address, struct SDDramConfig *ddram_config) {
    volatile unsigned int i;
    unsigned int cr = 0;

    // Initialization Step 1: Program the memory device type
    // Configure the DDR controller
    write_ddramc(ddram_controller_address, HMPDDRC_MDR, ddram_config->ddrmc_mdr);
    // Program the DDR Controller
    write_ddramc(ddram_controller_address, HMPDDRC_CR, ddram_config->ddrmc_cr);

    // Initialization Step 2: assume timings for 7.5 ns min clock period
    write_ddramc(ddram_controller_address, HMPDDRC_T0PR, ddram_config->ddrmc_t0pr);
    // pSDDRC->HMPDDRC_T1PR
    write_ddramc(ddram_controller_address, HMPDDRC_T1PR, ddram_config->ddrmc_t1pr);
    // pSDDRC->HMPDDRC_T2PR
    write_ddramc(ddram_controller_address, HMPDDRC_T2PR, ddram_config->ddrmc_t2pr);

    // Initialization Step 3: NOP command -> allow to enable clk
    write_ddramc(ddram_controller_address, HMPDDRC_MR, AT91C_DDRC2_MODE_NOP_CMD);
    *((unsigned volatile int*) ddram_address) = 0;
    // Initialisation Step 3 (must wait 200 µs) (6 core cycles per iteration, core is at 536 MHz:
    // min 17,733 loops)
    for (i = 0; i < 17800; i++) {
        asm("    nop");
    }

    // Initialization Step 4: A NOP command is issued to the DDR2-SDRAM
    // NOP command -> allow to enable cke
    write_ddramc(ddram_controller_address, HMPDDRC_MR, AT91C_DDRC2_MODE_NOP_CMD);
    *((unsigned volatile int*) ddram_address) = 0;
    // wait 400 ns min
    for (i = 0; i < 250; i++) {
        asm("    nop");
    }
}
```
Initialization Step 5: Set All Bank Precharge
write_ddramc(ddram_controller_address, HMPDDRC_MR, AT91C_DDRC2_MODE_PRCGALL_CMD);
*(unsigned volatile int*) ddram_address = 0;
// wait 400 ns min
for (i = 0; i < 250; i++) {
    asm("    nop");
}

Initialization Step 6: Set EMR operation (EMRS2)
write_ddramc(ddram_controller_address, HMPDDRC_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
*(unsigned int *)(ddram_address + 0x4000000)) = 0;
// wait 2 cycles min
for (i = 0; i < 100; i++) {
    asm("    nop");
}

Initialization Step 7: Set EMR operation (EMRS3)
write_ddramc(ddram_controller_address, HMPDDRC_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
*(unsigned int *)(ddram_address + 0x6000000)) = 0;
// wait 2 cycles min
for (i = 0; i < 100; i++) {
    asm("    nop");
}

Initialization Step 8: Set EMR operation (EMRS1)
write_ddramc(ddram_controller_address, HMPDDRC_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
*(unsigned int *)(ddram_address + 0x2000000)) = 0;
// wait 200 cycles min
for (i = 0; i < 10000; i++) {
    asm("    nop");
}

Initialization Step 9: enable DLL reset
cr = read_ddramc(ddram_controller_address, HMPDDRC_CR);
write_ddramc(ddram_controller_address, HMPDDRC_CR, cr | AT91C_DDRC2_DLL_RESET_ENABLED);

Initialization Step 10: reset DLL
write_ddramc(ddram_controller_address, HMPDDRC_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
*(unsigned volatile int*) ddram_address) = 0;
// wait 2 cycles min
for (i = 0; i < 100; i++) {
    asm("    nop");
}
// **Initialization Step 11:** Set All Bank Precharge
write_ddramc(ddram_controller_address, HMPDDRC_MR, AT91C_DDRC2_MODE_PRCGALL_CMD);
*(((unsigned volatile int*) ddram_address)) = 0;
// wait 400 ns min
for (i = 0; i < 250; i++) {
    asm("    nop");
}

// **Initialization Step 12:** Two auto-refresh (CBR) cycles are provided. Program the auto refresh
// command (CBR) into the Mode Register.
write_ddramc(ddram_controller_address, HMPDDRC_MR, AT91C_DDRC2_MODE_RFSH_CMD);
*(((unsigned volatile int*) ddram_address)) = 0;
// wait 10 cycles min
for (i = 0; i < 100; i++) {
    asm("    nop");
}
// Set 2nd CBR
write_ddramc(ddram_controller_address, HMPDDRC_MR, AT91C_DDRC2_MODE_RFSH_CMD);
*(((unsigned volatile int*) ddram_address)) = 0;
// wait 10 cycles min
for (i = 0; i < 100; i++) {
    asm("    nop");
}

// **Initialization Step 13:** Program DLL field into the Configuration Register to low (Disable
// DLL reset).
    cr = read_ddramc(ddram_controller_address, HMPDDRC_CR);
write_ddramc(ddram_controller_address, HMPDDRC_CR, cr & (~AT91C_DDRC2_DLL_RESET_ENABLED));

// **Initialization Step 14:** A Mode Register set (MRS) cycle is issued to program the parameters
// of the DDR2-SDRAM devices.
write_ddramc(ddram_controller_address, HMPDDRC_MR, AT91C_DDRC2_MODE_LMR_CMD);
*(((unsigned volatile int*) ddram_address)) = 0;

// **Initialization Step 15:** Program OCD field into the Configuration Register to high (OCD
// calibration default).
    cr = read_ddramc(ddram_controller_address, HMPDDRC_CR);
write_ddramc(ddram_controller_address, HMPDDRC_CR, cr | AT91C_DDRC2_OCD_DEFAULT);

// **Initialization Step 16:** An Extended Mode Register set (EMRS1) cycle is issued to OCD default
// value.
write_ddramc(ddram_controller_address, HMPDDRC_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
*(((unsigned int*) (ddram_address + 0x2000000))) = 0;
// wait 2 cycles min
for (i = 0; i < 100; i++) {
    asm("    nop");
}
Initialization Step 17: Program OCD field into the Configuration Register to low (OCD calibration mode exit). Write a 1 to DIC_DS field to use DDR2 weak drive strength.

```c
cr = read_ddramc(ddram_controller_address, HMPDDRC_CR);
write_ddramc(ddram_controller_address, HMPDDRC_CR, cr & (~AT91C_DDRC2_OCD_EXIT));
write_ddramc(ddram_controller_address, HMPDDRC_CR, cr | (AT91C_DDRC2_WEAKSTRENGTH));
```

Initialization Step 18: An Extended Mode Register set (EMRS1) cycle is issued to enable OCD exit.

```c
write_ddramc(ddram_controller_address, HMPDDRC_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
*(((unsigned int*) (ddram_address + 0x6000000))) = 0;
```

wait 2 cycles min

```c
for (i = 0; i < 100; i++) {
    asm("    nop");
}
```

Initialization Step 19, 20: A mode Normal command is provided. Program the Normal mode into Mode Register.

```c
write_ddramc(ddram_controller_address, HMPDDRC_MR, AT91C_DDRC2_MODE_NORMAL_CMD);
*(((unsigned volatile int*) ddram_address)) = 0;
```

Initialization Step 21: Write the refresh rate into the count field in the Refresh Timer Register.

```c
// Set Refresh timer
write_ddramc(ddram_controller_address, HMPDDRC_RTR, ddram_config->ddramc_rtr);
```

OK, now we are ready to work on the DDRSDR

wait for the end of calibration

```c
for (i = 0; i < 500; i++) {
    asm("    nop");
}
return 0;
```
Appendix C. LPDDR2-SDRAM Initialization Code Example

This appendix provides an example of the LPDDR2 initialization code, associated with the different steps of the LPDDR2-SDRAM initialization sequence.

```c
void LPDDR2_MT42L128M16D1_Initialise( LPDDR2 psst_ddr2 )
{

/********************************************************************************
/********************************************************************************
// Initialization Step 1
// Program the memory device type into the Memory Device Register
/********************************************************************************
/********************************************************************************
// Memory device = LPDDR2 => MPDDRC_MD_MD_LPDDR2_SDRAM
// Data bus width = 32 bits => 0x0 (The system is in 64 bits, thus memory data bus width should be 32 bits)
MPDDRC->MPDDRC_MD = MPDDRC_MD_MD_LPDDR2_SDRAM ;// LPDDR2

/********************************************************************************
********************************************************************************/
// Initialization Step 2
// Program the features of Low-power DDR2-SDRAM device into the Timing Register
// (asynchronous timing, trc, tras, etc.) and into the Configuration Register (number of columns, rows, banks, CAS latency and output drive strength) (see Section 8.3 on page 35, Section 8.4 on page 39 and Section 80.5 on page 41).

PCODE_LPDDR2 MDDRC = (psst_ddr2.n_col|     // 9 col + 8 COl supported or not
                  psst_ddr2.n_row  |
                  MPDDRC_CR_CAS_3_LPDDR2    |
                  MPDDRC_CR_NB_8) |
                  MPDDRC_CR_UNAL_SUPPORTED|     // Unaligned accesses
                  MPDDRC_CR_ENRDM_ON;

PCODE_LPDDR2 MDDRC = (psst_ddr2.n_col|     // 9 col + 8 COl supported or not
                  psst_ddr2.n_row  |
                  MPDDRC_CR_CAS_3_LPDDR2    |
                  MPDDRC_CR_NB_8) |
                  MPDDRC_CR_UNAL_SUPPORTED|     // Unaligned accesses
                  MPDDRC_CR_ENRDM_ON;
// Write the LPDDR2 drive strength according to the PCB. It should be set according to RDIV field in MPDDRC I/O Calibration Register
// DS Write-only OP<3:0>
// 0000B: reserved
// 0001B: 34.3-ohm typical
// 0010B: 40-ohm typical (default)
// 0011B: 48-ohm typical
// 0100B: 60-ohm typical
// 0101B: reserved for 68.6-ohm typical
// 0110B: 80-ohm typical
// 0111B: 120-ohm typical (optional)
// All others: reserved

MPDDRC->MPDDRC_LPDDR2_LPR|=MPDDRC_LPDDR2_LPR_DS(0x3);

MPDDRC->MPDDRC_LPDDR2_LPR=0x00000000; // Set low power register to normal mode

贯彻落实3
// An NOP command is issued to the Low-power DDR2-SDRAM. Program the NOP
// command into the Mode Register, the application must set the MODE (MDDRC Command
// Mode) field to 1 in the Mode Register (see Section 8.1 on page 32). Perform a
// write access to any Low-power DDR2-SDRAM address to acknowledge this command.
// Now, clocks which drive Low-power DDR2-SDRAM devices are enabled.
// A minimum pause of 100 ns must be observed to precede any signal toggle.
****************************************************************************************
MPDDRC->MPDDRC_MR= MPDDRC_MR_MODE_NOP_CMD;// NOP to ENABLE CLOCK output
*(unsigned int *)DDR_CS_ADDR= 0x00000000;// Access to memory
Wait (0xFFFF);// Delay loop (at least 100 ns)
****************************************************************************************

// Initialization Step 4
// An NOP command is issued to the Low-power DDR2-SDRAM. Program the NOP
// command into the Mode Register, the application must set MODE to 1 in the Mode
// Register (see Section 8.1 on page 32). Perform a write access to any Low-power
// DDR2-SDRAM address to acknowledge this command. Now, CKE is driven high.
// A minimum pause of 200 ìs must be satisfied before Reset Command.
****************************************************************************************
MPDDRC->MPDDRC_MR= MPDDRC_MR_MODE_NOP_CMD;// NOP to drive CKE high
*(unsigned int *)DDR_CS_ADDR= 0x00000000;// Access to memory
Wait (0xFFFF);// Delay loop (at least 200 us)
****************************************************************************************

// Initialization Step 5
// A reset command is issued to the Low-power DDR2-SDRAM. Program
// LPDDR2_CMD in the MODE (MDDRC Command Mode) and MRS (Mode Register
// Select LPDDR2) field of the Mode Register, the application must set MODE to 7 and
// MRS to 63. (see Section 8.1 on page 32). Perform a write access to any Low-power
// DDR2-SDRAM address to acknowledge this command. Now, the reset command is issued.
// A minimum pause of 1 ìs must be satisfied before any commands.
****************************************************************************************
MPDDRC->MPDDRC_MR= MPDDRC_MR_MODE_LPDDR2_CMD;// Reset command. MODE =
0x7 and MRS = 0x3F
*(unsigned int *)DDR_CS_ADDR= 0x00000000;// Access to memory
Wait (0xFFFF);// Delay loop (at least 1 us)
****************************************************************************************

// Initialization Step 6
// A Mode Register Read command is issued to the Low-power DDR2-SDRAM. Program
// LPDDR2_CMD in the MODE and MRS field of the Mode Register, the
// application must set MODE to 7 and must set MRS field to 0. (see Section 8.1 on
// page 32). Perform a write access to any Low-power DDR2-SDRAM address to
// acknowledge this command. Now, the Mode Register Read command is issued.
// A minimum pause of 10 μs must be satisfied before any commands.
****************************************************************************************
Mode Register Read command. MODE = 0x7 and MRS = 0x00
MPDDRC->MPDDRC_MR= MPDDRC_MR_MODE_LPDDR2_CMD | MPDDRC_MR_MRS( 0x00);
*(unsigned int *)DDR_CS_ADDR= 0x00000000; // Access to memory
Wait (0xFFFF); // Delay loop (at least 1 μs)

****************************************************************************************
Initialization Step 7
A calibration command is issued to the Low-power DDR2-SDRAM. Program the type
of calibration into the Configuration Register, ZQ field, RESET value (see Section 8.3
"MPDDRC Configuration Register" on page 37). In the Mode Register, program the
MODE field to LPDDR2_CMD value, and the MRS field; the application must set
MODE to 7 and MRS to 10 (see Section 8.1 "MPDDRC Mode Register" on page 34).
Perform a write access to any Low-power DDR2-SDRAM address to acknowledge
this command. Now, the ZQ Calibration command is issued. Program the type of calibration
into the Configuration Register, ZQ field,
****************************************************************************************
MPDDRC->MPDDRC_CR&=~MPDDRC_CR_ZQ_Msk;
MPDDRC->MPDDRC_CR|= MPDDRC_CR_ZQ_RESET;
// Mode Register Read command. MODE = 0x7 and MRS = 0x0A
MPDDRC->MPDDRC_MR= MPDDRC_MR_MODE_LPDDR2_CMD | MPDDRC_MR_MRS( 0x0A);
*(unsigned int *)DDR_CS_ADDR= 0x00000000; // Access to memory
Wait (0xFFFF); // Delay loop (at least 1 μs)
MPDDRC->MPDDRC_CR&=~MPDDRC_CR_ZQ_Msk;
MPDDRC->MPDDRC_CR|= MPDDRC_CR_ZQ_SHORT;

****************************************************************************************
Initialization Step 8
// A Mode Register Write command is issued to the Low-power DDR2-SDRAM. Program
// LPDDR2_CMD in the MODE and MRS field in the Mode Register, the
// application must set MODE to 7 and must set MRS field to 0.5 (see Section 8.1 on
// page 32). The Mode Register Write command cycle is issued to program the parameters
// of the Low-power DDR2-SDRAM devices, in particular burst length. Perform a
// write access to any Low-power DDR2-SDRAM address to acknowledge this command.
// Now, the Mode Register Write command is issued.
****************************************************************************************
Programm LPDDR2 parameters MODE = 0x7 and MRS = 0x01
MPDDRC->MPDDRC_MR= MPDDRC_MR_MODE_LPDDR2_CMD | MPDDRC_MR_MRS( 0x01);
*(unsigned int *)DDR_CS_ADDR= 0x00000000;// Access to memory
Wait (0xFFFF);// Add a delay loop (not is the programmer datasheet)

Initialization Step 9
Mode Register Write Command is issued to the Low-power DDR2-SDRAM. Program
LPDDR2_CMD in the MODE and MRS field in the Mode Register, the
application must set MODE to 7 and must set MRS field to 2. (see Section 8.1 on
page 32). The Mode Register Write command cycle is issued to program the parameters
of the Low-power DDR2-SDRAM devices, in particular CAS latency. Perform a
write access to any Low-power DDR2-SDRAM address to acknowledge this command.
Now, the Mode Register Write command is issued.

Program LPDDR2 CAS MODE = 0x7 and MRS = 0x02
MPDDRC->MPDDRC_MR= MPDDRC_MR_MODE_LPDDR2_CMD | MPDDRC_MR_MRS( 0x02);
*(unsigned int *)DDR_CS_ADDR= 0x00000000;// Access to memory
Wait (0xFFFF);// Add a delay loop (not is the programmer datasheet)

Initialization Step 10
A Mode Register Write Command is issued to the Low-power DDR2-SDRAM. Program
LPDDR2_CMD in the MODE and MRS field of the Mode Register, the
application must set MODE to 7 and must set MRS field to 3. (see Section 8.1 on
page 32). The Mode Register Write command cycle is issued to program the parameters
of the Low-power DDR2-SDRAM devices, in particular Drive Strength and Slew
Rate. Perform a write access to any Low-power DDR2-SDRAM address to acknowledge
this command. Now, the Mode Register Write command is issued.

Program LPDDR2 DS MODE = 0x7 and MRS = 0x03
MPDDRC->MPDDRC_MR= MPDDRC_MR_MODE_LPDDR2_CMD | MPDDRC_MR_MRS( 0x03);//0x00000307;
*(unsigned int *)DDR_CS_ADDR= 0x00000000;// Access to memory
Wait (0xFFFF);// Add a delay loop (not is the programmer datasheet)

Initialization Step 11
A Mode Register Write Command is issued to the Low-power DDR2-SDRAM. Program
LPDDR2_CMD in the MODE and MRS field of the Mode Register, the
application must set MODE to 7 and must set MRS field to 16. (see Section 8.1 on
page 32). Mode Register Write command cycle is issued to program the parameters
of the Low-power DDR2-SDRAM devices, in particular Partial Array Self Refresh
(PASR). Perform a write access to any Low-power DDR2-SDRAM address to
acknowledge this command. Now, the Mode Register Write command is issued.
// Programm LPDDR2 PASR MODE = 0x7 and MRS = 0x10
MPDDRC->MPDDRC_MR=MPDDRC_MR_MODE_LPDDR2_CMD | MPDDRC_MR_MRS(0x10);// 0x00001007;
*(unsigned int *)DDR_CS_ADDR= 0x00000000;// Access to memory
Wait (0xFFFF);// Add a delay loop (not is the programmer datasheet)

MPDDRC->MPDDRC_RTR&=~MPDDRC_RTR_COUNT_Msk;
MPDDRC->MPDDRC_RTR |=MPDDRC_RTR_COUNT(psst_ddr2.t_refresh);
//MPDDRC->MPDDRC_RTR|= MPDDRC_RTR_ADJ_REF ;// MR4 READ enabled

MPDDRC->MPDDRC_MR= 0x00000000;// Set Normal mode
*(unsigned int *)DDR_CS_ADDR= 0x00000000;// Perform
Wait (0xFFFF);
// Launch short ZQ calibration

MPDDRC->MPDDRC_CR&=~ (MPDDRC_CR_ZQ_Msk);// Enable short calibration in the CR
MPDDRC->MPDDRC_CR |= (MPDDRC_CR_ZQ_SHORT);
MPDDRC->MPDDRC_CR |= MPDDRC_CR_DLL_RESET_ENABLED;

*(unsigned int *)DDR_CS_ADDR= 0x00000000;// Perform
// Calculate ZQS: search for tZQCS in the memory datasheet => tZQCS = 180 ns
MPDDRC->MPDDRC_LPDDR2_TIM_CAL = MPDDRC_LPDDR2_TIM_CAL_ZQCS(psst_ddr2.t_tZQCS);
## Revision History

<table>
<thead>
<tr>
<th>Doc. Rev.</th>
<th>Date</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>44044A</td>
<td>07-Sep-15</td>
<td>First issue</td>
</tr>
</tbody>
</table>