Introduction

The Atmel® | SMART SAM L MCUs are ultra low power ARM® Cortex® M0+ based microcontrollers.

The SAM L series devices have specific low power features such as Low Power Modes, Ultra Low Power Peripherals, Performance Levels, and Sleep Walking. The SAM L21 series devices have additional features such as Peripheral Power Domains and SleepWalking with Power Domain Gating.

This application notes describes the key low power optimization features and low power modes in SAM L series devices.
# Table of Contents

Introduction............................................................................................................................................1  

1. Overview...........................................................................................................................................3  

2. Sleep Modes.......................................................................................................................................4  
   2.1. Idle...............................................................................................................................................4  
   2.2. Standby.......................................................................................................................................4  
   2.3. Backup.................................................................................................................................4  
   2.4. Off.............................................................................................................................................7  

3. Performance Levels.......................................................................................................................8  
   3.1. Changing Performance Level.................................................................................................8  
   3.2. Voltage Regulator System......................................................................................................8  

4. Power Domains for SAM L21 Series Devices...........................................................................11  
   4.1. Power Domain Partitioning.................................................................11  
   4.2. PDBACKUP..................................................................................................................13  
   4.3. PDTOP.........................................................................................................................13  
   4.4. PD0, PD1, and PD2.........................................................................................................13  
   4.5. Low Power Modules.................................................................................................13  

5. Power Domains for SAM L22 Series Devices.......................................................................14  
   5.1. PDBACKUP..................................................................................................................14  
   5.2. PDTOP.........................................................................................................................14  

6. SleepWalking.................................................................................................................................15  
   6.1. SleepWalking with Power Domain Gating.................................................................15  

7. Example Project for SAM L21..........................................................................................16  

8. Example Project for SAM L22..........................................................................................17  

9. Revision History......................................................................................................................18
1. **Overview**

In many applications low power usage is highly important. In such applications there is a need to balance responsiveness with power consumption. A standard low power technique is to limit the amount of time a device spends in active mode by increasing the time spent in low power sleep modes. The features described in this application note allows the device to perform tasks, while active or in a sleep mode, with a very low power consumption. In Standby (STANDBY) sleep mode, the device is capable of switching both clocks and power domains on and off. If the device is configured to perform multiple operations in STANDBY, clocks and power domains will only be available when they are needed. This will reduce the overall power consumption.

This application note will focus on the available sleep modes, Performance Levels, Power Domains, and Sleep Walking on SAM L21/SAM L22 series devices.

This application note also explains about an unique feature, Sleep Walking with Power Domain Gating on the SAM L21 series devices.
2. **Sleep Modes**

Before introducing the new features, it is necessary to understand the various sleep modes available in SAM L series devices. In addition to Active mode, there are four different sleep modes in SAM L21/SAM L22 series devices.

For typical sleep mode wakeup times, see the "Wake-up Time" section in the "Electrical Characteristics" chapter in the respective (SAM L21/SAM L22) datasheet.

2.1. **Idle**

Unlike the SAM D series devices, there is only one Idle (IDLE) sleep mode in SAM L series devices. In this mode, the CPU clock is switched off. The default state of the synchronous AHxB and APBx clocks is off but they can be enabled if requested by peripherals. For example, if the DMA receives a transfer trigger it will request a clock signal and start to transfer. By default, the asynchronous Generic Clocks (GCLK_PERIPH) runs in IDLE. Writing the On Demand bit for a clock source to one (XOSCCTRL/OSC16MCTRL/XOSC32K/OSC32K.ONDEMAND written to one) will override this default setting, ensuring GCLK_PERIPH only propagates to a peripheral when requested. IDLE is entered by executing the Wait For Interrupt (WFI) instruction with IDLE written to the Sleep Mode bit group in the Sleep Configuration register (SLEEPCFG.SLEEPMODE written to 0x2). The device will exit IDLE when it detects any non-masked interrupt.

**Note:** The 32.768kHz internal oscillator (OSC32K) clock source is available only for SAM L21 series devices.

**Note:** Some of the oscillators have a long startup time, such as the XOSC32K. If we configure, one of these oscillators to run in on demand mode, this will introduce a delay before the clock is available to the demanding peripheral, when turned off.

2.2. **Standby**

By default all clocks except the ULP32K are switched off in Standby (STANDBY) sleep mode. Peripherals can still perform tasks as long as the Run in Standby bit in the peripheral's control register is written, e.g. Control A for the ADC module (CTRLA.RUNSTDBY written to one). This will enable the peripheral to run while in STANDBY. If in addition the clock source is set to run on demand, the oscillator will only be enabled when requested by a peripheral. STANDBY is entered by executing the WFI instruction with STANDBY written to the Sleep Mode bit group in the Sleep Configuration register (SLEEPCFG.SLEEPMODE written to 0x4). The device will exit STANDBY on any asynchronous interrupt.

In STANDBY the device will by default switch to a low power voltage regulator (LP VREG) to further reduce the power consumption. Refer to Low Power Voltage Regulator on page 9 for more details. For SAM L21 series devices, there is another feature available, while in STANDBY is the dynamical switching of power domains. Refer to Power Domains for SAM L21 Series Devices on page 11 and SleepWalking with Power Domain Gating on page 15 for more details.

2.3. **Backup**

In Backup (BACKUP) sleep mode only the backup domain is powered and only registers in this domain will hold their value. For more details on the backup power domain, refer to Power Domains for SAM L21 Series Devices on page 11 for SAM L21 series devices, Power Domains for SAM L22 Series Devices on page 14 for SAM L22 series devices. SRAM will also be turned off and not retain any data. This mode can be entered by executing the WFI instruction with BACKUP written to the Sleep Mode bit group in the
Sleep Configuration register (SLEEPCFG.SLEEPMODE written to 0x5). Wakeup from BACKUP will be similar to a device start-up after reset. The device will start executing code in the reset handler and load data from flash to SRAM. The difference is that the peripheral registers in the backup domain will retain their value and the Real-Time Counter (RTC) will, if enabled, continue to run. The I/O Retention bit in the Control A register (CTRLA.IORET) in the Power Manager (PM) is used to decide whether or not the I/O lines are to hold their value when exiting BACKUP. The Reset Cause (RCAUSE) register in the Reset Controller (RSTC) will indicate the reset source after a reset. If the reset is issued by a Backup reset it is possible to, e.g. alter the startup routine in the main function by first evaluating the Reset Cause register. The Reset Controller contains additional 32-bit registers for storing state information, useful for determining the wakeup cause and the correct execution at startup after BACKUP.

Since only the backup domain is powered, the device will consume a minimum amount of power. For SAM L21 series devices the External Wakeup pins, Real-Time Counter (RTC) interrupts or the Battery Backup Power Switch (BBPS) can be used as wake up sources. For SAM L22 series devices, the Real-Time Counter (RTC) interrupts or the Battery Backup Power Switch (BBPS) can be used as wake up sources.

For SAM L21 series devices, the BBPS can also be used to enter BACKUP. This is further investigated in Battery Backup Power Switch (BBPS) on page 5. For that purpose the External Wakeup pins must be configured correctly. See the "External Wakeup Detector" section in the "Reset Controller" chapter in the SAM L21 datasheet for more details. Note that the External Interrupt Controller (EIC) is not part of the backup power domain and cannot be used to wake the device from BACKUP.

2.3.1. Battery Backup Power Switch (BBPS)

The Battery Backup Power Switch (BBPS) allows the device to switch the backup domain supply (VDDBU) between main power (VDD) and battery backup power (VBAT), see Figure 2-1 Supply Controller Block Diagram on page 6. The BBPS can be forced to, or automatically switch between, either VDD or VBAT.
Forced Power Switch
After any reset the BBPS is configured with no action (BBPS.CONF written to 0x0). This backup domain is supplied by VDD. The BBPS can also be forced (BBPS.CONF written to 0x2) to supply the backup domain from the VBAT supply pin.

Automatic Power Switch
As mentioned, the BBPS can also be configured to automatically switch from main power to battery backup power and vice-versa. The Automatic Power Switch (BBPS.CONF written to 0x1) is the only configuration allowing switching both ways. If VDD decreases below a certain threshold level the Automatic Power Switch switches to VBAT and the device enters BACKUP. If VDD is restored, the device can either stay in BACKUP or leave BACKUP, depending on the Wake Enable (BBPS.WAKEEN) configuration.

BOD33 Power Switch
BOD33 Power Switch (BBPS.CONF written to 0x3) enables automatic switching from VDD to VBAT. The Threshold Level bit group in the BOD33 Control register (BOD33.BKUPLEVEL) holds the VDD threshold when the device is in Backup sleep mode, and the VBAT threshold level in Active mode. The device will enter BACKUP when VDD threshold value is violated if BOD33 Action is to enter Backup sleep mode (BOD33.ACTION written to 0x3) and Voltage Monitor is set to monitor VDD (BOD33.VMON written to zero).
Main Power Supply OK Pin Enable
Main Power Supply OK Pin Enable is a configuration enabling automatic switching from VBAT to VDD using the PSOK pin (PB00). If the Automatic Power Switch is not enabled (BBPSCONF is not 0x1) when VDD is restored and Main Power Supply OK Enable is set (BBPSPSOKEN written to one), a low-to-high transition on the PSOK pin will switch VDDBU back to VDD. The device can either stay in BACKUP or leave BACKUP, depending on the Wake Enable (BBPSWAKEEN) configuration.

2.4. Off
In the Off (OFF) sleep mode the device has no peripherals, voltage regulators or oscillators running. This mode is entered by executing the WFI instruction with OFF written to the Sleep Mode bit group in the Sleep Configuration register (SLEEPCFG.SLEEPMODE written to 0x6). The only way to wake the device is by issuing an external reset on the reset pin, or by a power on reset.
3. **Performance Levels**

The SAM L series devices (SAM L21, SAM L22) can operate at two different performance levels. When operating from the lowest level PL0, the voltage applied on the full logic area is reduced by voltage scaling. This voltage scaling technique allows to reduce the active power consumption while decreasing the maximum frequency of the device. On the highest performance level PL2 the voltage regulator supplies the highest voltage, allowing the device to run at higher clock speeds.

3.1. **Changing Performance Level**

Switching to a different performance level does not affect oscillators, prescalers, or GCLK generators. After changing to a higher performance level it is necessary to wait for the Performance Level Ready bit in the Interrupt Flag Status and Clear register (INTFLAG.PLRDY) in the Power Manager (PM) to be set before changing the clock speed. When changing to a lower performance level the clock frequency must be set to a speed below the maximum limit before reducing performance level. It may also be necessary to change the number of read wait states, which is dependent of CPU clock speed, performance level and VDDIN voltage. Refer to the "Electrical Characteristics" chapter in the respective datasheet (SAM L21 or SAM L22) for more details. When increasing read wait states, this must apply before changing performance level. Similarly, a decrease in wait states must be done after changing performance level. The number of read wait states is configured by writing to the NVM Read Wait States bit group in the Control B register (CTRLB.RWS) in the Non-Volatile Memory Controller (NVMCTRL). Following are two step-by-step examples demonstrating how to change performance level.

Changing to a lower level (PL0) when running at maximum frequency (48MHz for SAM L21 series devices, 32MHz for SAM L22 series devices) with VDDIN = 3.3V (> 2.7V):

1. Disable/decrease clock generators above the allowed maximum frequency at 12MHz (for SAM L21 series devices), 8MHz (for SAM L22 series devices).
2. Choose PL0 as performance level (PLCFG.PLSEL written to 0x0).
3. If the new CPU speed is <7.5MHz the number of read wait states can be reduced from one to zero (CTRLB.RWS written to 0x0).

Changing to a higher level (PL2) when running at 8MHz with VDDIN = 1.62V (< 2.7V):

1. If the new CPU speed is >28MHz the number of read wait states must be increased to two for SAM L21 series devices, two or three for SAM L22 series devices (CTRLB.RWS written to 0x2 or 0x3), depending on the CPU speed.
2. Choose PL2 as performance level (PLCFG.PLSEL written to 0x2).
3. Wait for the Performance Level Ready (INTFLAG.PLRDY) bit to be set. This bit change will generate an interrupt if the Performance Level Ready interrupt is enabled (INTSET.PLRDY written to one).
4. If desired, increase CPU clock speed without exceeding the maximum allowed frequency.

3.2. **Voltage Regulator System**

The SAM L series devices (SAM L21, SAM L22) can operate from one of three different internal voltage regulators, refer to Figure 2-1 Supply Controller Block Diagram on page 6. The main voltage regulator (Main VREG) supplies the core domain (VDDCORE) when the device is in Active or Idle sleep mode. In Standby sleep mode, VDDCORE is either powered by Main VREG or the low power voltage regulator (LP VREG). VDDBU is powered by the Backup voltage regulator (Backup VREG).
3.2.1. **Main Voltage Regulator**

Main VREG can be supplied by two different voltage regulators; an LDO regulator and a buck switching regulator. The buck regulator will consume the least amount of power, having the highest efficiency of the two. The buck regulator does however require an inductor to be connected to the device. Since this inductor is not guaranteed to be available in all designs, the SAM L series devices (SAM L21/SAM L22) will by default start from the LDO regulator. Switching between LDO and buck regulator is done by writing to the Voltage Regulator Selection bit in the Voltage Regulator System Control register (VREG.SEL) in the Supply Controller (SUPC).

3.2.2. **Low Power Voltage Regulator**

For SAM L21 series devices, the low power voltage regulator can be used to supply VDDCORE when in Standby sleep mode if all power domains are in retention state. For more details, refer to Power Domains for SAM L21 Series Devices on page 11 for SAM L21 series devices, Power Domains for SAM L22 Series Devices on page 14 for SAM L22 series devices. If one or more power domains are active with no clocks requested, the device can still be powered by LP VREG as long as the V\textsubscript{REG} Switching Mode not set to performance mode (STDBYCFG.VREGSMOD written to one). Setting this bit group to one, will force the device to be powered by the main voltage regulator as long as one or more power domains are active.

For SAM L22 series devices, the low power voltage regulator can be used to supply VDDCORE when in Standby sleep mode, if the V\textsubscript{REG} Switching Mode set to low power mode (STDBYCFG.VREGSMOD written to two) or if the V\textsubscript{REG} Switching Mode set to auto (STDBYCFG.VREGSMOD written to zero) without sleep walking feature used.

The efficiency of LP VREG can be improved by setting the Low Power mode Efficiency bit in the VREG register (VREG.LPEFF written to one) for applications where a limited VDD range (2.5V to 3.6V) is used.

3.2.3. **Voltage Scaling Control**

The VDDCORE supply will change under certain circumstances, such as switching to a different performance level, entering or exiting STANDBY, or when a SleepWalking task is started. A sudden increase in VDDCORE can cause a spike in the current flow. Forcing the regulator to make a softer transition of voltage levels by writing to the Voltage Scaling Step and Voltage Scaling Frequency bit groups in the Voltage Regulator System Control register (VREG.VSSTEP and VREG.VSPER) will limit such current spike(s) but also increase the total step time. See Figure 3-1 Voltage Scaling on page 10. The transition time can be decreased by configuring a larger voltage step height since the number of steps are reduced. By default VSVSTEP is written to zero giving a step height of 5mV. The scaling frequency VSPER determines the delay between the steps. By default VSPER is written to zero giving a delay of 1μs.

In designs where the power supply is weak, e.g. if powered by a nearly discharged battery, a softer transition may prevent the external power supply voltage level from dropping below the BOD threshold value. The current spike(s) only affects the external power supply and not the device itself, as long as the external power supply manages to source the necessary current flow.
Figure 3-1. Voltage Scaling

![Voltage Scaling Diagram](image)
4. Power Domains for SAM L21 Series Devices

The SAM L21 series devices have five digital power domains, indicated in Figure 4-1 Power Domain Partitioning on page 12. This allows for power saving by limiting or powering off logic areas in the device. Most of the power domains can switch between three states:

- **Active state**: Peripherals in the power domain are powered and ready to be used or configured.
- **Retention state**: Main voltage supply is powered off while maintaining a low-power supply to hold the state of the registers and SRAM.
- **Off state**: Peripherals in the domain are not powered and registers must be reprogrammed for a peripheral to be used.

Turning power domains off or to retention state allows the device to consume less power in STANDBY than what is achievable by only disabling clocks. Power domains are automatically switched between active and retention state but can also be forced to active state. The dynamical switching is known as Power Domain Gating. Power domain configurations are set in the Standby Configuration (STDBYCFG) register in the Power Manager (PM) module.

4.1. Power Domain Partitioning

The SAM L21 series device's peripherals are partitioned into five different power domains. The partitioning can be seen in Table 4-1 Power Domain Partitioning on page 11 and Figure 4-1 Power Domain Partitioning on page 12.

<table>
<thead>
<tr>
<th>PDBACKUP</th>
<th>PDTOP</th>
<th>PD0</th>
<th>PD1</th>
<th>PD2</th>
</tr>
</thead>
<tbody>
<tr>
<td>OSC32CTRL</td>
<td>EIC</td>
<td>AC</td>
<td>AES</td>
<td>CORE</td>
</tr>
<tr>
<td>PM</td>
<td>PORT</td>
<td>ADC</td>
<td>AHB-APB Bridges</td>
<td>DSU</td>
</tr>
<tr>
<td>RSTC</td>
<td>WDT</td>
<td>CCL</td>
<td>DAC</td>
<td>SRAM</td>
</tr>
<tr>
<td>RTC</td>
<td>EVSYS</td>
<td>DMAC</td>
<td>USB</td>
<td></td>
</tr>
<tr>
<td>SUPC</td>
<td>GCLK</td>
<td>I2S</td>
<td>Flash</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>MCLK</td>
<td>PAC</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>OPAMP</td>
<td>SERCOM</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>OSCCTRL</td>
<td>TC</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>PTC</td>
<td>TCC</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>LP TC</td>
<td>TRNG</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>LP SERCOM</td>
<td>LP SRAM</td>
<td></td>
</tr>
</tbody>
</table>
Figure 4-1. Power Domain Partitioning

PD2

PD1

PD0

PDTOP

PDBACKUP

Source: Atmel AT04296: Low Power Features of SAM L Series Devices [APPLICATION NOTE]

Atmel-42412B-Low-Power-Features-of-SAM-L-Series-Devices_AT04296_Application Note-02/2016
4.2. **PDBACKUP**

PDBACKUP is the lowest of the five power domains and will always be in active state, except when the device is in OFF. When the device is in Backup sleep mode, the backup domain is the only powered partition. The Real-Time Counter (RTC) is located in the backup domain and can be used to e.g. wakeup the device from BACKUP or to toggle a pin each time an RTC event occurs.

4.3. **PDTOP**

PDTOP is either in active or off state. The domain contains the External Interrupt Controller (EIC) and the Watchdog Timer (WDT) modules and is turned off when in BACKUP or OFF.

4.4. **PD0, PD1, and PD2**

PD0, PD1, and PD2 can be in one of the active, retention, or off states. In STANDBY with all peripherals idle, the three power domains are by default automatically set in retention state, allowing a very low power consumption while retaining all the logic content. When exiting STANDBY, the domains are set back to active state. If a peripheral needs to remain active when entering STANDBY, its power domain will remain in active state. More details regarding switching of power domains are discussed in **SleepWalking with Power Domain Gating** on page 15. The domains are in off state when in BACKUP or OFF.

**Note:** If a power domain (PDn) is active, all inferior domains (<PDn) will be active.

4.5. **Low Power Modules**

For potential power saving both the TC and the SERCOM modules are split between PD0 and PD1. In applications where it is sufficient to use only the PD0 modules, the need for entering PD1 could be reduced, leading to a lower power consumption. The low power modules in PD0 are TC4 and SERCOM5.

**Note:** The features of low power SERCOM are limited.

As shown in **Figure 4-1 Power Domain Partitioning** on page 12 SRAM is located in both PD1 and PD2. The low power SRAM (LP SRAM) block in PD1 is used for DMAC descriptors but can also be used to store data. Using the LP SRAM in PD1 will save power if PD2 is less frequently enabled. Another benefit from the LP SRAM is to enable DMAC transfers without slowing down other bus masters accessing the main SRAM when in Active mode.
5. **Power Domains for SAM L22 Series Devices**

The SAM L22 series devices have two power domains (PDTOP, PDBACKUP), other than the supply domains such as VDDIO and VDDANA.

For Power Domain Partitioning details, refer to the "Peripheral Configuration Summary" chapter in the SAM L22 datasheet.

5.1. **PDBACKUP**

The Backup Power Domain (PDBACKUP) is always on, except in the off sleep mode. It contains the 32kHz oscillator sources, the Supply Controller, the Reset Controller, the Real Time Counter, and the Power Manager itself.

5.2. **PDTOP**

PDTOP contains all controllers located in the core domain. It is powered when in Active, Idle, or Standby mode. When in Backup of Off mode, this domain is completely powered down.
6. **SleepWalking**

SleepWalking is a feature enabling peripherals to request clocks to perform tasks without waking the CPU, when in STANDBY.

I.e SleepWalking is the capability for a device to temporarily wake up clocks for a peripheral to perform a task without waking up the CPU from STANDBY sleep mode. At the end of the sleepwalking task, the device can either be woken p by an interrupt (from a peripheral involved in SleepWalking) or enter again into STANDBY sleep mode. The SleepWalking is supported only on GCLK clocks by using the on-demand clock principle of the clock sources.

The Sleep Walking feature is supported in SAM L21, SAM L22 series devices.

6.1. **SleepWalking with Power Domain Gating**

In SAM L21 series devices, the SleepWalking feature is extended to the capability of setting a power domain from retention to active state and vice-versa. This means that a power domain will only be active when a peripheral within needs to run. To apply this feature based on events or DMA triggers the Dynamic Power Gating bits in the Standby Configuration register (STDBYCFG.DPGPD0/1) in the Power Manager (PM) must be set. When a SleepWalking task activates a power domain, this is done without waking the CPU. When the task is complete the device can either wake up, if an interrupt is issued, or return to STANDBY.

By default, a power domain is set automatically to retention state in STANDBY if no activity is required in it. Turning on a power domain is relatively time consuming, and for some applications this delay may be unacceptable. It is then possible to disable the dynamic switching of the power domains to ensure that one or more power domains always are active in STANDBY. This feature is configured with the Power Domain Configuration bit group in the Standby Configuration register (STDBYCFG.PDCFG). Another option is to enable Linked Power Domains, allowing PD1 to be activated whenever PD0 is active, PD2 to be activated whenever PD1 is active, or activate both PD1 and PD2 if PD0 is active. This will reduce the delay if e.g. a peripheral in PD0 activates a peripheral in PD1. Linking of power domains is configured in the Linked Power Domain bit group in the Standby Configuration register (STDBYCFG.LINKPD).

**Note:**

1. When a peripheral running in STANDBY is requesting a clock source, the performance level is determined by its state prior to entering STANDBY.

2. The SleepWalking with Power Domain Gating Feature is supported in SAM L21 series devices only.
7. Example Project for SAM L21

In Atmel Studio,

Go to File > New > Example Project … > SAM L21 Low Power Application - SAM L21 Xplained Pro.

Prerequisites:

- Atmel Studio 6.2 Service Pack 2 or later
- Atmel Software Framework 3.21.0 or later
- Atmel Data Visualizer Version 2.1.212 or later
- SAM L21 Xplained PRO Evaluation Kit with Micro-B USB cable

Note:

2. The example projects are available for both SAM L21 Xplained Pro (ATSAML21J18A) and SAM L21 Xplained Pro (ATSAML21J18B) kits.
8. **Example Project for SAM L22**

In Atmel Studio,

Go to **File > New > Example Project … > SAM L22 Low Power Application - SAM L22 Xplained Pro.**

Prerequisites:

- Atmel Studio 7.0.594 or later
- Atmel Software Framework 3.28.10 or later
- Atmel Data Visualizer Version 2.1.212 or later
- SAM L22 Xplained PRO Evaluation Kit with Micro-B USB cable

**Note:**

2. The example projects are available for both SAM L22 Xplained Pro (ATSAML22N18A with SLCD1 Xplained Pro) and SAM L22 Xplained Pro B (ATSAML22N18A with TSLCD1 Xplained Pro) kits.
9. **Revision History**

<table>
<thead>
<tr>
<th>Doc. Rev.</th>
<th>Date</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>42412B</td>
<td>02/2016</td>
<td>Update for SAM L22 series devices</td>
</tr>
<tr>
<td>42412A</td>
<td>03/2015</td>
<td>Initial document release</td>
</tr>
</tbody>
</table>