INTRODUCTION

This application note describes an implementation of IEEE 1588 Precision Time Protocol (PTP) using LAN7430 PCIe to Ethernet bridge. The LAN7430 device has an integrated 10/100/1000 Mbps Ethernet PHY, PCIe PHY and MAC that supports IEEE 1588-2008. The Ethernet PHY supports timestamping of outgoing and incoming Ethernet frames using hardware that provides precise timings. For this application note, PTP was tested on the EVB-LAN7430 Rev B evaluation board and Linux PTP software stack. This application note provides only a basic overview of the IEEE1588-2008 standard. The user is encouraged to review the official IEEE 1588-2008 documentation from the IEEE organization.

Sections

This document includes the following topics:

IEEE 1588-2008 Overview on page 2
IEEE 1588-2008 with LAN7430 on page 4
Demonstration Setup on page 6
Steps to Demonstrate PTP on page 7
Results on page 8
Conclusion on page 9

References

The following documents should be referenced when using this application note. See your Microchip representative for availability.

- LAN7430 Data Sheet
- IEEE-1588-2008 Official Standard
- ptp4l (Precision Time Protocol for Linux) Manual
IEEE 1588-2008 OVERVIEW

The IEEE 1588 protocol is used for synchronization within a distributed network. The standard provides accuracy of nanoseconds. The protocol autocorrects the latency in the network. Due to the high accuracy requirement, it is advised to perform all the necessary tasks of this standard in the hardware domain rather than in software.

The standard is highly suitable for industrial, telecommunication, smart power grid, and financial applications. For example, in an industrial environment when one task is required to start within finite time of another task, the use of IEEE1588-2008 PTP ensures determinism.

This is a master-slave protocol where a main clock (grandmaster clock) acts as the master and another clock in a node acts as the slave. To synchronize timing, the standard uses following messages between the master and the slave:

- Announce
- Timestamped messages
  - Sync
  - Delay_Req
  - Pdelay_Req
  - Pdelay_Resp
- General Messages
  - Follow_Up
  - Delay_Resp
  - Pdelay_Resp_Follow_Up
- Management
- Signaling

The time difference between the master clock and the slave clock is a combination of the clock offset and message transmission delay. Hence, correcting the clock skew is done in two phases: offset correction and delay correction.

The master clock initiates offset correction using sync and follow-up messages. When the master sends a sync message, the slave uses its local clock to timestamp the arrival of the sync message and compares it to the actual sync transmission timestamp in the follow-up message of the master clock. The difference between the two timestamps represents the offset of the slave plus the message transmission delay. The slave clock then adjusts the local clock by this difference at point A.

To correct for the message transmission delay, the slave uses a second set of sync and follow-up messages with its corrected clock to calculate the master-to-slave delay at point B. The second set of messages is necessary to account for variations in network delays.

The slave then timestamps the sending of a delay request message. The master clock timestamps the arrival of the delay request message. It then sends a delay response message with the delay request arrival timestamp at point C. The difference between the timestamps is the slave-to-master delay. The slave averages the two directional delays and then adjusts the clock by the delay to synchronize the two clocks. Because the master and slave clocks drift independently, periodically repeating offset correction and delay correction keeps the clocks synchronized.
Figure 1 shows the PTP clock synchronization steps. The offset and the path delay can be calculated using Equation 1 and Equation 2, respectively.

**FIGURE 1: PTP CLOCK SYNCHRONIZATION**

![PTP Clock Synchronization Diagram]

**EQUATION 1: MEAN PATH DELAY**

\[
PathDelay = \frac{(t_2 - t_1) + (t_4 - t_3)}{2}
\]

**EQUATION 2: OFFSET**

\[
Offset = \frac{(t_2 - t_1) - (t_4 - t_3)}{2}
\]
IEEE 1588-2008 WITH LAN7430

The device provides hardware support for the IEEE 1588-2008 (v2) Precision Time Protocol (PTP), allowing clock synchronization with remote Ethernet devices, packet timestamping, and time driven event generation.

The device may function as a master or a slave clock per the IEEE 1588-2008 Specification. End-to-end and peer-to-peer link delay mechanisms are supported in the same way as one-step and two-step operations.

The 1588 Clock of the LAN7430 device consists of a 32-bit wide seconds portion, a 30-bit wide nanoseconds counter, and a 32-bit subnanosecond counter. Running at a nominal reference frequency of 125 MHz, the nanoseconds portion is normally incremented by a value of 8 every reference clock period. Upon reaching or exceeding its maximum value of $10^9$, the nanoseconds portion rolls over to or past zero and the seconds portion is incremented.

The System Time Clock (STC) of the device is a readable and writable high-precision counter that is used to keep the PTP time. The counter resolution is 2-32 ns.

STC either works as master clock or is synchronized to a master clock to provide the time for PTP-related functions.

This clock can be read or written through the CPU interface, and it is constructed with three counters: 32-bit counter for the second units, 30-bit counter for the nanosecond units, and 32-bit counter for the subnanosecond units.

Figure 2 shows a block diagram of the internal 1588 clock.

**FIGURE 2: LAN7430 1588 CLOCK**

For the LAN7430 device, the system clock can be set by writing directly to the clock registers. This can be used to correct for any gross errors in the slave clock or when the system is first powering up.
As shown in Figure 3, the system clock is maintained by the Refclock of the target device. Every time a clock edge is detected, it increments the nanosecond counter by the value of the period of the clock. A more accurate Refclock yields a more accurate system clock.

FIGURE 3: LAN7430 1588 CLOCK SETUP

The system clock can also be adjusted to fine tune the clock based on the offset and delay calculated by the messages. Figure 4 shows the block diagram.

FIGURE 4: LAN7430 1588 CLOCK ADJUSTMENT
DEMONSTRATION SETUP

Figure 5 illustrates the setup using a GPS disciplined grandmaster clock. The grandmaster clock is connected to the EVB-LAN7430 board using an Ethernet cable. One connection of the grandmaster clock is connected to the oscilloscope, and one connection to the oscilloscope is from the EVB-LAN7430 EVB Pulse Per Second (PPS) connection.

FIGURE 5: DEMONSTRATION SETUP
STEPS TO DEMONSTRATE PTP

The demonstration is performed on Linux operating system using PTP4L utility. The following steps are followed:

1. Open the PTP4L utility on Linux.
2. Confirm the setup as per Demonstration Setup on page 6.
3. Set up a PTP configuration file, ptp4l.conf. A configuration file includes a few sections that configure several options for PTP. A section is labeled inside a bracket. For example, the following configuration file defines two sections (they are shown in brackets), global and enp0s31f6. The global section defines program options, clock options, and default port options, and the enp0s31f6 section defines the PTP port.

```
[global]
verbose 1
time_stamping hardware
slaveOnly 0
priority1 128
priority2 128
logging_level 6
boundary_clock_jbod 0
twoStepFlag 0

[enp0s31f6]
delay_mechanism E2E
network_transport UDPv4
```

The ptp4l.conf file is saved in the etc directory (/etc/ptp4l.conf).

4. Run the configuration file as follows:

```
sudo ptp4l -f /etc/ptp4l.conf
```
RESULTS

Figure 6 shows the output of the PTP demonstration. Results shows the offset and the path delay. It can be observed that after few seconds the LAN7430 tightly follows the GPS 1588 clock where the offset and the path delay are in single digit.

FIGURE 6: LAN7430 PTP RESULTS
Figure 7 shows the oscilloscope captures of the offset and jitters of the PPS signal between master and the LAN7430 slave clock.

FIGURE 7: JITTER COMPARISON OF LAN7430 SLAVE AND MASTER PPS OUTPUTS

CONCLUSION
The results show that the integrated IEEE 1588-2008 of the LAN7430 device is very precise, which is extremely useful in industrial and automotive applications.
# APPENDIX A: PTP4L COMMAND DESCRIPTION

## TABLE A-1: PTP4L COMMAND DESCRIPTION

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[global]</td>
<td>Sets the program options, clock options, and default port options.</td>
</tr>
<tr>
<td>-f config</td>
<td>Reads configuration from the specified file. No configuration file is read by default.</td>
</tr>
<tr>
<td>verbose</td>
<td>Prints messages to the standard output if enabled. The default is 0 (disabled).</td>
</tr>
<tr>
<td>time_stamping</td>
<td>The time stamping method. The allowed values are hardware, software, and legacy. The default is hardware.</td>
</tr>
<tr>
<td>slaveOnly</td>
<td>The local clock is a slave-only clock if enabled. This option is only for use with 1588 clocks and should not be enabled for 802.1AS clocks. The default is 0 (disabled).</td>
</tr>
<tr>
<td>priority1</td>
<td>The priority1 attribute of the local clock. It is used in the best master selection algorithm, lower values take precedence. Must be in the range 0 to 255. The default is 128.</td>
</tr>
<tr>
<td>priority2</td>
<td>The priority2 attribute of the local clock. It is used in the best master selection algorithm, lower values take precedence. Must be in the range 0 to 255. The default is 128.</td>
</tr>
<tr>
<td>logging_level</td>
<td>The maximum logging level of messages that should be printed. The default is 6 (LOG_INFO).</td>
</tr>
<tr>
<td>boundary_clock_jbod</td>
<td>When running as a boundary clock (that is, when more than one network interface is configured), ptp4l performs a sanity check to make sure that all of the ports share the same hardware clock device. This option allows ptp4l to work as a boundary clock using &quot;just a bunch of devices&quot; that are not synchronized to each other. For this mode, the collection of clocks must be synchronized by an external program, for example phc2sys(8) in an automatic mode. The default is 0 (disabled).</td>
</tr>
<tr>
<td>twoStepFlag</td>
<td>Enables two-step mode for sync messages. One-step mode can be used only with hardware time stamping. The default is 1 (enabled).</td>
</tr>
<tr>
<td>delay_mechanism</td>
<td>Selects the delay mechanism. Possible values are E2E, P2P, and Auto. The default is E2E.</td>
</tr>
<tr>
<td>network_transport</td>
<td>Selects the network transport. Possible values are UDPv4, UDPv6, and L2. The default is UDPv4.</td>
</tr>
</tbody>
</table>
APPENDIX B: APPLICATION NOTE REVISION HISTORY

<table>
<thead>
<tr>
<th>Revision Level &amp; Date</th>
<th>Section/Figure/Entry</th>
<th>Correction</th>
</tr>
</thead>
<tbody>
<tr>
<td>DS00002930A (01-24-19)</td>
<td>Initial release</td>
<td></td>
</tr>
</tbody>
</table>
THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user’s guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip’s customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under “Support”, click on “Customer Change Notification” and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

**Technical support is available through the web site at:** http://microchip.com/support
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks
The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BiCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBox, KeeLoq, Kleer, LANcheck, LINK MD, maxXStylus, mATouch, MediaLib, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntellIMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.


SOTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-4082-6