INTRODUCTION

A voltage ramp signal finds its purpose in a circuit application that requires a linear change of voltage. It is commonly used as a reference signal, slope compensator or a voltage sweep generator. The Programmable Ramp Generator (PRG) peripheral provides voltage ramp signals with no processor overhead. The PRG can produce a falling ramp, a rising ramp or alternating rising/falling ramp triggered from many input sources. A programmable current source/sink selects the slope rate of the PRG output.

This technical brief provides a straightforward discussion on the PRG features, method of configuration and sample applications for different modes of operation.

BLOCK DIAGRAM

In the block diagram shown in Figure 1, the PRG’s ramp generation function works by driving a constant-current into the internal capacitor. The resulting voltage across this internal capacitor is added to or subtracted from the voltage input source. The mode of operation of the ramp output relies mainly on the control of internal analog switches. The duration between the moment the ramp starts and stops is determined by the input timing sources.

FIGURE 1: PRG SIMPLIFIED BLOCK DIAGRAM

Note: SW1 discharges the internal capacitor.
SW2 is closed and SW3 is open during Rising Ramp Generator mode.
SW3 is closed and SW2 is open during Falling Ramp Generator mode.
SW2 and SW3 alternate switching during alternating Rising/Falling Ramp Generator mode.
INPUT TIMING SOURCES

The PRG combines two selectable independent timing sources to generate control timing for its ramp output. These sources can be an external input from the PRGxR and PRGxF pins, or output/s from other peripherals. The set rising input is selected by setting the Set Rising Timing Source Select bits (RTSS<3:0>) in the PRGxRTSS register while the set falling input is selected by setting the Set Falling Timing Source Select bits (FTSS<3:0>) in the PRGxFTSS register. The polarity of timing sources is selected by setting the Fall Event Polarity Select bit (FPOL) and the Rise Event Polarity Select bit (RPOL) in the PRGxCON1 register.

In Figure 2, when set rising input (S) is true and set falling input is false (R), the PRG output timing (Q) is true or vice versa. When both S and R are false, Q retains its previous state. However, when both S and R inputs are true, R dominates S and forces Q to False state. This condition can be encountered when the same source for both set rising and falling is used. To control the operation with this condition, either of the two timing inputs must be inverted. Otherwise, Q will not produce a timing pulse as shown in Figure 3.

**FIGURE 2: DIFFERENT INPUT SOURCES**

**FIGURE 3: SINGLE-ENDED INPUT SOURCE**
Aside from the selectable timing input sources and the polarity event, the input timing source detection method can also be selected. The two event input detection methods for PRG are level sensitive and edge sensitive. The set rising and set falling input detection are selected by setting the Set Rising Input Mode Select bit (REDG) and Set Falling Input Mode Select bit (FEDG) in the PRGxCON0 register, respectively. In general, edge-sensitive operation is useful when timing inputs are derived from periodic sources while level-sensitive operation is useful when timing inputs are derived from voltage thresholds.

The timing sources for the PRG may vary from device to device. Some of the available peripherals that can be used as PRG’s timing sources are Comparator, PWM (Pulse-Width Modulation) and CCP (Capture, Compare, PWM) output. The peripheral must be configured beforehand and selected as the PRG’s timing source. For a device that has Peripheral Pin Select (PPS), the PRGxR and PRGxF are remapped to the desired input pins through the PPS Input Selection Register (xxxPPS). By changing the “xxx” notation in the register name to PRGxR and PRGxF, any available I/O pin can be selected as PRGxR and PRGxF. For example, in order to use RA0 and RA1 as the PRGxR pin and PRGxF pin respectively, the xxxPPS becomes PRGxRPPS and PRGxFPPS. This register should be set to a corresponding value defined in the data sheet to assign RA0 and RA1 as PRGxR pin and PRGxF pin.

### Voltage Input Source

The PRG’s voltage input source serves as a voltage reference to the linear ramp output. The input source can be any of the following: external source from the PRGxIN0 or PRGxIN1 pins, the buffered output of the internal Fixed Voltage Reference (FVR), or one of the internal Digital-to-Analog Converters (DAC). The op amp outputs share the PRGxIN0 and PRGxIN1 pins so that the reference signal can be buffered by the op amp by enabling both the op amp and selecting the corresponding PRGxIN pin. Reference sources are selected by setting the Voltage Input Select bits (INS<2:0>) in the PRGxINS register.

### PRG Current Source/Sink

The programmable current on the PRG has a vast selection of source/sink currents to configure the desired PRG output slope rate. In applications that require a steep voltage rate in the PRG output, a high-current setting must be selected. The constant ramp current is selected with the Source/Sink Set bits (ISET<3:0>) in the PRGxCON2 register. Table 1 shows the current settings for the PRG peripheral of a PIC16F1769 microcontroller. The current settings may vary from one device to the other. Please refer to the data sheet of the particular device.

**TABLE 1: PROGRAMMABLE RAMP GENERATOR CURRENT SETTINGS OF PIC16F1769**

<table>
<thead>
<tr>
<th>ISET&lt;4:0&gt;</th>
<th>Current Setting (µA)</th>
<th>Slope Rate (V/µs)</th>
<th>ISET&lt;4:0&gt;</th>
<th>Current Setting (µA)</th>
<th>Slope Rate (V/µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0h</td>
<td>2</td>
<td>0.2</td>
<td>10h</td>
<td>10</td>
<td>1.0</td>
</tr>
<tr>
<td>1h</td>
<td>2.5</td>
<td>0.25</td>
<td>11h</td>
<td>11</td>
<td>1.1</td>
</tr>
<tr>
<td>2h</td>
<td>3</td>
<td>0.3</td>
<td>12h</td>
<td>12</td>
<td>1.2</td>
</tr>
<tr>
<td>3h</td>
<td>3.5</td>
<td>0.35</td>
<td>13h</td>
<td>13</td>
<td>1.3</td>
</tr>
<tr>
<td>4h</td>
<td>4</td>
<td>0.4</td>
<td>14h</td>
<td>14</td>
<td>1.4</td>
</tr>
<tr>
<td>5h</td>
<td>4.5</td>
<td>0.45</td>
<td>15h</td>
<td>15</td>
<td>1.5</td>
</tr>
<tr>
<td>6h</td>
<td>5</td>
<td>0.5</td>
<td>16h</td>
<td>16</td>
<td>1.6</td>
</tr>
<tr>
<td>7h</td>
<td>5.5</td>
<td>0.55</td>
<td>17h</td>
<td>17</td>
<td>1.7</td>
</tr>
<tr>
<td>8h</td>
<td>6</td>
<td>0.6</td>
<td>18h</td>
<td>18</td>
<td>1.8</td>
</tr>
<tr>
<td>9h</td>
<td>6.5</td>
<td>0.65</td>
<td>19h</td>
<td>19</td>
<td>1.9</td>
</tr>
<tr>
<td>Ah</td>
<td>7</td>
<td>0.7</td>
<td>1Ah</td>
<td>20</td>
<td>2</td>
</tr>
<tr>
<td>Bh</td>
<td>7.5</td>
<td>0.75</td>
<td>1Bh</td>
<td>21</td>
<td>2.1</td>
</tr>
<tr>
<td>Ch</td>
<td>8</td>
<td>0.8</td>
<td>1Ch</td>
<td>22</td>
<td>2.2</td>
</tr>
<tr>
<td>Dh</td>
<td>8.5</td>
<td>0.85</td>
<td>1Dh</td>
<td>23</td>
<td>2.3</td>
</tr>
<tr>
<td>Eh</td>
<td>9</td>
<td>0.9</td>
<td>1Eh</td>
<td>24</td>
<td>2.4</td>
</tr>
<tr>
<td>Fh</td>
<td>9.5</td>
<td>0.95</td>
<td>1Fh</td>
<td>25</td>
<td>2.5</td>
</tr>
</tbody>
</table>
PRG MODE SELECTION

The PRG can be operated in the following three voltage ramp generator modes:

1. Falling Ramp Generator – Slope Compensation
2. Rising Ramp Generator
3. Alternating Rising/Falling Ramp Generator

These modes are selected by setting the Programmable Ramp Generator Mode Selection bits (MODE<1:0>) of PRGxCON0. Figure 4 shows the PRG output for each mode that is controlled by internal analog switches SW1, SW2 and SW3. SW1 discharges the internal capacitor when the switch is closed, while SW2 and SW3 connect the other side of the capacitor to the programmable current source and current sink, respectively. The switching of SW2 and SW3 dictate the flow of charge in the internal capacitor. These switches toggle depending on the configured mode.

In the Falling Ramp mode, SW2 is open, SW3 is closed and SW1 toggles ON and OFF. Since SW3 is closed while SW1 is open, the internal capacitor is charged by a current sink. The voltage across the capacitor is subtracted from the voltage input source and produces a falling ramp output at the configured slope rate. The Rising Ramp mode has the same operation with the Falling Ramp mode except for the SW2 and SW3 switching states. In this mode, SW2 is closed and SW3 is open. When SW2 is closed while SW1 is open, the internal capacitor is charged by the current source, producing a rising ramp output. In the alternating Rising/Falling Ramp mode, SW1 remains open and SW2 and SW3 toggle alternately. This means that when SW2 is closed, SW3 is open or vice versa. Since SW1 remains open in this mode, the reference voltage has no effect on the PRG output because there will be no discharge state to take it to the reference voltage. The SW2 and SW3 that toggles alternately will connect the internal capacitor to either source or sink current to charge the capacitor from one direction to another. This will produce an alternating rising and falling ramp on the PRG output.
One of the challenges with the alternate switching of SW2 and SW3 in Alternating Ramp mode is that the source and sink currents that flow through the internal capacitor do not exactly match due to several factors. These factors can be the parasitic resistance of the capacitor, noise, production variance and temperature. It greatly affects the performance of the PRG operating in an open-loop system (Figure 5), which determines the PRG's average output voltage to drift over time. This event is an inherent limitation of the system, which makes it impossible to be trimmed out. However, the average voltage drift can be reduced by creating a feedback-loop system on the PRG (Figure 6). The PRG output is tied to one of the comparator inputs while the comparator output acts as one of the PRG timing inputs to maintain the peak voltage level of the PRG output. Hence, the average voltage of the PRG output in a closed-loop system will have a small drifting deviation compared with the open-loop system.

To be able to see the PRG's average voltage drift in Alternating Ramp Generator mode, the device with PRG module has been subjected to a continuously increasing temperature environment. This accelerates the effect of temperature in the performance of the PRG output. As shown in Figure 7, there is a significant average voltage deviation when the PRG operates in an open-loop system. However, this deviation minimizes and produces almost constant average voltage when a closed-loop system is employed.

FIGURE 5: PRG'S OPEN-LOOP SYSTEM
FIGURE 6: PRG’S CLOSED-LOOP SYSTEM

FIGURE 7: PRG AVERAGE VOLTAGE VS. TEMPERATURE
**ONE-SHOT TIMER**

The PRG module features an optional one-shot timer that ensures a minimum capacitor discharge time for both the Rising and the Falling Ramp modes and a minimum rising or falling ramp duration for the Alternating Ramp mode. In the Rising and Falling Ramp modes, the one-shot timer ensures that the capacitor is discharged by holding the capacitor shorting switch SW1 closed for at least the one-shot period (typically 50 ns), whereas in the Alternating Ramp mode, both the rising and falling ramps persist for a minimum of the one-shot period.

Edge-sensitive timing inputs that occur during the one-shot period are ignored while level-sensitive timing inputs that occur during, and extend beyond, the one-shot period are suspended until the end of the one-shot time. The one-shot timer is enabled by setting the OS bit of the PRGxCON0 register.

*Figure 8* shows the effect of one-shot and input timing detection on the Rising Ramp, Falling Ramp and Alternating Ramp modes.

**FIGURE 8: ONE-SHOT MINIMUM TIMING**

To ensure proper operation of the PRG, the following bits must be set and monitored: the Enable bit (EN) and the Start bit (GO) in the PRGxCON0 register and the Ready Status bit (RDY) in the PRGxCON1 register. The EN bit should be set first to permit the PRG peripheral to stabilize the selected programmable current and analog circuits before operation. Once it has been stabilized, the RDY bit will be set indicating that PRG peripheral is prepared to provide the linear ramp output. The GO bit can now be set to start the PRG operation. However, setting the GO bit triggers the one-shot timer even if the one-shot is disabled. This event leads to an extended time duration of one-shot period before the PRG operates.

**ENSURING PRG PROPER OPERATION**

Example 1 exhibits the code sequence to ensure predictable PRG operation. The `SYSTEM_Initialize()` function initializes the peripherals that were configured using the MPLAB® Code Configurator (MCC), including the setting of the PRG enable. It is followed by the `while(!PRG1_IsReady())` to evaluate the status of the PRG RDY bit. When the `PRG1_IsReady()` becomes true, the firmware will execute the `PRG1_StartRampGeneration()` function to set the PRG GO bit. *Figure 9* shows the timing diagram of the PRG.
EXAMPLE 1:  CODE SEQUENCE TO ENSURE PREDICTABLE PRG OPERATION

```c
void main(void)
{
    // initialize the device
    SYSTEM_Initialize(); //includes PRG enable and PRG settings
    while(!PRG1_IsReady()); //wait for PRG to stabilize
    PRG1_StartRampGeneration(); //start PRG operation

    while (1)
    {
        // Add your application code
    }
}
```

FIGURE 9:  PRG TIMING DIAGRAM

CONFIGURING THE PRG USING MPLAB® CODE CONFIGURATOR (MCC)

In this section, the MPLAB® Code Configurator (MCC) is utilized to easily configure the PRG peripheral. The MCC is a user-friendly plug-in tool for MPLAB® X IDE, which generates drivers for controlling and driving peripherals of PIC® microcontrollers, based on the settings and selections made in its Graphical User Interface (GUI). For installation and setup of the MCC in MPLAB X IDE, refer to the “MPLAB Microchip Code Configurator User’s Guide” (DS40001725) which can be found at www.microchip.com.

The following steps can be used as a guide on how to configure the PRG peripheral in PIC16F1769 using MCC.

1. Navigate to: Tools – Embedded – MPLAB Code Configurator to launch the MCC.
2. Set the desired Configuration registers and the system clock source on the System label inside of MPLAB X in the Project Resources window.

EXAMPLE 2:
3. Configure the set rising timing input source to be used:
   - **PWM Configuration:**
     - In the Device Resources area where lists of all the supported peripherals of the PIC16F1769 are shown, select the peripheral to configure (i.e., PWM). Expand the PWM and the 10-bit under it. Double click the PWM3::PWM to add it to the Project Resources area.
     - From the Project Resources area, select the peripheral to configure (i.e., PWM3::PWM). The parameters of the selected peripheral will be displayed in the composer area. These parameters can be modified to the desired peripheral settings.
     - In the Composer area, after selecting PWM3::PWM in the Project Resources, select the enable PWM check-box, set the duty cycle to 50% and the Timer2 as the timing source. When Timer2 is selected as the timing source, the configurator automatically adds it to the Project resources.

**EXAMPLE 3:**

4. Configure the set falling timing input source to be used:
   - **Comparator Configuration:**
     - In the Composer area, after selecting the CMP1::CMP in the Project Resources, select the enable Comparator check-box. Set the positive and negative inputs to PRG1_output and CIN1-, respectively.

   **Note:** The CIN1- in this example is from an external input voltage. This voltage acts as the comparator’s trip point (i.e., 4.5V).

**EXAMPLE 5:**

5. Configure the voltage input source to be used:
   - **FVR Configuration:**
     - In the Composer area, after selecting the FVR::FVR in the Project Resources, select the enable FVR check-box. Change the FVR amount sent to Comparators, DAC and CPS to 2x.

**EXAMPLE 6:**

6. After configuring the timing input and voltage input sources, the PRG peripheral can now be configured by clicking the PRG1::Default in the Project Resources area.
   - **PRG Configuration:**
     - In the Composer area, select the Enable Ramp Generator option. Set the Ramp Generator mode to alternating ramp generator and the voltage input source to FVR_buffer.
     - Set the PWM3_output for the ramp rising timing source with Edge input sensitivity and High rising event polarity.
     - Set the sync_C1OUT for the ramp falling timing source with Level input sensitivity and High falling event polarity.
     - Set the slope rate of the PRG to 0.20 V/us.

**EXAMPLE 7:**
11. To output the PRG waveform to the microcontroller pin, the PRG output must be connected to OPA peripheral.

- **OPA Configuration:**
  - In the Composer area, after selecting the OPA1::OPA in the Project Resources, select the enable op amp and unity gain configuration check-boxes. Set the positive channel of OPA to PRG1_OUT.

**EXAMPLE 8:**

12. Click the Generate Code button on the top left corner of the Composer area. This will generate the `main.c` file to the project automatically. It will also initialize each peripheral and leave an empty while(1) loop for custom code entry. See Example 9 for the generated initialization code for the PRG peripheral.

13. On the generated `main.c` file, additional code sequence must be added to initiate PRG operation (Example 1). Figure 9 is the timing diagram for this example.

**EXAMPLE 9:** **MCC GENERATED INITIALIZATION CODE FOR PRG**

```c
void PRG1_Initialize(void)
{
    // RG1MODE alternating ramp generator; RG1OS disabled; RG1FEDG level_sensitive; RG1REDG edge_sensitive; RG1GO not operating; RG1EN enabled;
    PRG1CON0 = 0xA4;
    // RG1RPOL active_high; RG1RDY not ready; RG1FPOL active_high;
    PRG1CON1 = 0x00;
    // INS FVR_buffer1;
    PRG1INS = 0x02;
    // RTSS PWM3_output;
    PRG1RTSS = 0x05;
    // FTSS sync_C1OUT;
    PRG1FTSS = 0x00;
}
```

**APPLICATIONS OF THE PRG**

In this section, sample applications of PRG based on its mode of operation are presented.

**Slope Compensation in Continuous Current Mode Control**

The PRG in Falling Ramp mode can be used as slope compensator in a DC-to-DC converter operating in Continuous Current mode as shown in Figure 10. The decaying ramp produced by the PRG prevents the sub-harmonic oscillations and helps stabilize the output when the duty cycle exceeds 50%. Refer to TB3120 – “Slope Compensator on PIC® Microcontrollers” (DS90003120) and TB3104 – “Boost Converter Using the PIC16F753 Analog Features” (DS90003104) for more information about the slope compensation operation.
Voltage Ramp Reference in a Voltage Mode Control

Another way of regulating the output of Switch Mode Power Supply (SMPS) is by implementing Voltage mode control. Like the Peak-Current mode control, Voltage mode control output regulation can also be achieved by adjusting the PWM’s duty cycle that drives the switching MOSFET. However, instead of comparing the output error with the derived inductor current to adjust the PWM’s duty cycle, the output error in Voltage mode control is compared with a reference ramp voltage. The rising ramp signal generated by the PRG in a Rising Ramp mode can be used as the reference ramp voltage. In Figure 11, the output error measured by the OPA error amplifier is compared with the PRG’s rising ramp signal. While the rising ramp voltage still does not reach the error voltage, the duty cycle of the Complementary Output Generator (COG) output is increasing. But once the rising ramp signal reaches the output error voltage, the duty cycle of the COG is terminated.
Voltage Reference in Class-D Amplifier

The alternating rising and falling waveform produced by the PRG can be used as a reference signal in a half-bridge and full-bridge class-D amplifier (Figure 12). In this application, a close loop PRG configuration is implemented to address the average voltage problem in Alternating Ramp mode. The PRG’s alternating ramp output is compared with the analog audio input signal through an internal comparator with inverted output. The comparator’s output produces pulse waveforms that are directly proportional to the instantaneous values of the audio signal (Figure 13). These pulse waveforms are fed to the COG whose complementary PWM outputs drive Q1 and Q4 high, Q2 and Q3 low or vice versa. Finally, a low pass filter is used to remove the carrier frequency and recreate the analog audio signal.
CONCLUSION

This technical brief describes how the Programmable Ramp Generator peripheral works on PIC microcontrollers. It covers the PRG peripherals' features and capabilities. The technical brief also provides sample initialization codes to ensure proper operation of the peripheral and sample application for each of the PRG modes.
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.

- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

- Microchip is willing to work with the customer who is concerned about the integrity of their code.

- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Microchip makes no representations or warranties of any kind whether express or implied, written or oral, statutory or otherwise, related to the information, including but not limited to its condition, quality, performance, merchantability or fitness for purpose. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

**Trademarks**

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ logo, KEELOQ logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, Optolizer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PiCKit, PiCTail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0303-6