ABSTRACT
This application note provides the digital implementation of a telecom input 36 Vdc-76 Vdc to output 12 Vdc, 200W Quarter Brick DC/DC Brick Converter using the Full-Bridge topology. This topology combines the advantages of Pulse-Width Modulation (PWM) control and resonant conversion.

The dsPIC33F “GS” family series of Digital Signal Controllers (DSCs) was introduced by Microchip Technology Inc., to digitally control Switched Mode Power Converters. The dsPIC33F “GS” family of devices consists of an architecture that combines the dedicated Digital Signal Processor (DSP) and a microcontroller. These devices support all of the prominent power conversion technologies that are used today in the power supply industry.

In addition, the dsPIC33F “GS” family of devices controls the closed loop feedback, circuit protection, fault management and reporting, soft start, and output voltage sequencing. A DSC-based Switched Mode Power Supply (SMPS) design offers reduced component count, high reliability and flexibility to have modular construction to reuse the designs. Selection of peripherals such as the PWM module, Analog-to-Digital Converter (ADC), Analog Comparator, Oscillator and communication ports are critical to design a good power supply. MATLAB® based simulation results are compared to the actual test results and are discussed in subsequent sections.

INTRODUCTION
Recently, Intermediate Bus Converters (IBCs) have become popular in the telecom power supply industry. Most telecom and data communication systems contain ASIC, FPGAs and integrated high-end processors. These systems require higher currents at multiple low-level voltages with tight load regulations. Traditionally, bulk power supplies deliver different load voltages. In the conventional Distributed Power Architecture (DPA), the front-end AC/DC power supply generates 24V/48V and an individual Isolated Brick Converter supports the required low system voltages. These systems become inefficient and costly where very low voltages are required. In the Intermediate Bus Architecture (IBA), the IBC generates 12V/5V. Further, these voltages are stepped down to the required load voltages by Point of Loads (PoLs).

In IBA, the high-density power converters, IBC and PoLs are near to the load points, which lower costs due to the improved performance. Because these converters are at the load points, the PCB design is simpler, which also reduces costs.

Electromagnetic Interference (EMI) is also considerably reduced due to minimum routing length of high current tracks. Due to the position of these converters, the transient response is good and the system performance is improved. Modern systems require voltage sequencing, load sharing between the converters, external communication and data logging.

Conventional Switched Mode Power Supplies are designed with Analog PWM control to achieve the required regulated outputs, and an additional microcontroller performs the data communication and load sequencing. To maximize the advantages of IBC, the converter must be designed with reduced component count, higher efficiency, and density with lower cost. These requirements can be achieved by integrating the PWM controller, communication and load sharing with a single intelligent controller. The dsPIC33F “GS” series family of DSCs have combined these design features in a single chip that is suitable for the bus converters.

Some of the topics covered in this application note include:
• DC/DC power module basics
• Topology selection for the Quarter Brick DC/DC Converter
• DSC placement choices and mode of control
• Hardware design for the isolated Full-Bridge Quarter Brick DC/DC Converter
• Planar magnetics design
• Digital Full-Bridge Quarter Brick DC/DC Converter design
• Digital control system design
• Digitally controlled load sharing
• MATLAB modeling
• Digital nonlinear control techniques
• Circuit schematics and laboratory test results
• Test demonstration
FIGURE 1: DISTRIBUTED POWER ARCHITECTURE (DPA)

AC/DC Power Supply

24V/48V Bus

DC/DC Brick Converter

3.3 Vdc

Load

DC/DC Brick Converter

2.5 Vdc

Load

DC/DC Brick Converter

1.8 Vdc

Load

Load

Load

Load

Isolation Barrier

Load

Load

Load

FIGURE 2: INTERMEDIATE BUS ARCHITECTURE (IBA)

AC/DC Power Supply

24V/48V Bus

Intermediate Bus Converter (IBC)

12V/5V Bus

PoL

1.3 Vdc

Load

PoL

1.8 Vdc

Load

PoL

1.5 Vdc

Load

PoL

1.2 Vdc

Load

PoL

1.0 Vdc

Load

PoL

0.8 Vdc

Load

PoL = Point of Load
QUARTER BRICK CONVERTER

The Distributed-Power Open Standards Alliance (DOSA) defines the specifications for the single output pin Quarter Brick DC/DC Converter. These specifications are applicable to all Quarter Bricks (unregulated, semi-regulated and fully regulated) for an output current range up to 50A.

The AC/DC converter output is 48V in the IBA. This voltage is further stepped down to an intermediate voltage of 12V by an isolated IBC. This voltage is further stepped down to the required low voltage using PoL.

DOSA Quarter Brick DC/DC converters are offered in through-hole configurations only.

Some advantages of the Quarter Brick Converter are:
- Improved dynamic response
- Highest packaging density
- Improved converter efficiency
- Isolation near the load end
- Output voltage ripple below the required limit

DC/DC POWER MODULES BASICS

Before discussing the design aspects of the Quarter Brick Converter, the following requirements should be understood:
- Input Capacitance
- Output Capacitance
- Remote ON/OFF Control
- Ripple and Noise
- Remote Sense
- Forced Air Cooling
- Overvoltage
- Overcurrent

Input Capacitance

For DC/DC converters with tight output regulation requirements, it is recommended to use an electrolytic capacitor of 1 µF/W output power at the input to the Quarter Brick Converter. In the Quarter Brick Converter designs, these capacitors are external to the converter.

Output Capacitance

To meet the dynamic current requirements and the output voltage regulations at the load end, additional electrolytic capacitors must be added. As a design guideline, in Quarter Brick Converter designs, 100 µF/A to 200 µF/A of output current can be added and an effective lower Equivalent Series Resistance (ESR) can be achieved by using a number of capacitors in parallel.

Remote ON/OFF Control

Remote ON/OFF control is used to enable or disable the DC/DC converter through an external control signal. The most common method to enable or disable the converter is from the primary side (input side). Because the controller exists in the secondary side of the isolated barrier, an isolation circuit must be used to transfer the signal from the primary side to the secondary side. This can be achieved using the opto-isolator, which is illustrated in Figure 3.

![Figure 3: Remote ON/OFF Control](image)

Ripple and Noise

The output of a rectifier consists of a DC component and an AC component. The AC component, also known as ripple, is undesirable and causes pulsations in the rectifier output. Ripple is an artifact of the power converter switching and filtering action, and has a frequency of some integral multiple of the power converter operating switching frequency.

Noise occurs at multiples of the power converter switching frequency, and is caused by a quick charge and discharge of the small parasitic capacitances in the power converter operations. Noise amplitude depends highly on load impedance, filter components and the measurement techniques.

Remote Sense

Remote sense can be used to compensate voltage drop in the set voltage when long traces/wires are used to connect the load. In applications where remote sensing is not required, the sense pins can be connected to the respective output pins.
Forced Air Cooling

To remove heat from the high density board mount power supplies, forced air cooling is applied using a fan.

Forced air cooling greatly reduces the required PCB size and heat sink. However, installation of a fan consumes additional power, causes acoustic noise and significantly increases the maintenance requirements.

In forced air cooling SMPS applications, reliability of the converter highly depends on the fan. A temperature sensing device is used to monitor the temperature and shuts down the converter when the Quarter Brick Converter exceeds the maximum operating temperature.

Overvoltage

Overvoltage protection is required to protect the load circuit from excessive rated voltage because of a malfunction from the converter’s internal circuit. This protection can be implemented by Latch mode or Cycle-by-Cycle mode. In Latch mode, the circuit will be in the OFF condition on the occurrence of overvoltage fault until the input voltage is cycled. The system automatically recovers in the Cycle-by-Cycle mode. If faults still exist in the system, the system is turned OFF and this cycle is repeated.

Overcurrent

Overcurrent protection prevents damaging the converter from short circuit or overload conditions. In Hiccup mode, the converter will be OFF when an overcurrent or short circuit occurs, and will recover in the specified time period. If the converter still sees the fault, it will turn OFF the converter again and this cycle repeats. In the Latch mode, the circuit is recovered only after recycling the input power.

TOPOLOGY SELECTION

The bus converter specifications are standardized, and are used or assembled as one of the components in the final system. The user must consider the end-system characteristics such as reliability, efficiency, foot prints and cost. There is no universally accepted topology for the bus converters. However, the following sections describe a few topologies that are commonly used for DC/DC converter applications with their pros and cons.

A fundamental distinction among the PWM switching topologies is hard switching and soft switching/resonant topologies. Typically, high frequency switching power converters reduce the size and weight of the converter by using small magnetics and filters. This in turn increases the power density of the converter. However, high frequency switching causes higher switching losses while the switch turns ON or OFF, which results in a reduction in the efficiency of the converter.

Soft switching techniques are used to reduce the switching losses of the PWM converter by controlling the ON/OFF switching of the power devices. Soft switching can be done using the Zero Voltage Switching (ZVS) and Zero Current Switching (ZCS) techniques. These soft switching techniques have some design complexity and in turn, produce higher efficiency at high-power levels.

Non-Isolated Forward Mode Buck Converter

If the required output voltage is always less than the specified input voltage, the Buck Converter can be selected from the following three basic topologies: Buck, Boost and Buck Boost.

The Buck topology can be implemented in the isolated and non-isolated versions. As per the bus converter specification requirement, isolated converter design is selected for this application. In the Forward Mode Buck Converter, energy is transferred from the primary side to the secondary side when the primary side switch is turned ON. The output voltage can be controlled by varying the duty cycle with respect to the input voltage and load current. This is done with the feedback loop from the output that controls the duty cycle of the converter to maintain the regulated output.

Isolated Forward Converter

In the Forward Converter, the energy from the input to the output is transferred when the switch Q1 is ON. During this time, diode D1 is forward biased and diode D2 is reverse biased. The power flow is from D1 and L1 to output. During the switch Q1 OFF time, the transformer (T1) primary voltages reverse its polarity due to change in primary current. This also forces the secondary of T1 to reverse polarity. Now, the secondary diode, D2 is forward biased and freewheels the energy stored in the inductor during switch Q1 ON time. This simple topology can be used for power levels of 100W. Some of the commonly used variations in Forward
Converter topologies are active Reset Forward Converter, Two Transistor Forward or Double-ended Forward Converter.

**FIGURE 5: ISOLATED FORWARD CONVERTER**

**Push-Pull Converter**

The Push-Pull Converter is a two transistor topology that uses a tapped primary on the converter transformer T1. The switches Q1 and Q2 conduct their respective duty cycles and the current in the primary changes, resulting in a bipolar secondary current waveform. This converter is preferred in low input voltage applications because the voltage stress is twice the input voltage due to the tapped primary transformer.

**FIGURE 6: PUSH-PULL CONVERTER**

**Half-Bridge Converter**

Half-Bridge converters are also known as two switch converters. Half the input voltage level is generated by the two input capacitors, C1 and C2. The transformer primary is switched alternatively between V_{IN+} and input return V_{IN-} such that the transformer primary sees only half the input voltage (V_{IN}/2). The input switches, Q1 and Q2, measure the maximum input voltage, V_{IN} compared to 2 * V_{IN} in the Push-Pull Converter. This allows the Half-Bridge Converter to use higher power levels.

**FIGURE 7: HALF-BRIDGE CONVERTER**

**Full-Bridge Converter**

The Full-Bridge Converter is configured using the four switches: Q1, Q2, Q3 and Q4. The diagonal switches Q1, Q4 and Q2, Q3 are switched ON simultaneously. This provides full input voltage (V_{IN}) across the primary winding of the transformer. During each half cycle of the converter, the diagonal switches Q1, Q4 and Q2, Q3 are turned ON, and the polarity of the transformer reverses in each half cycle. In the Full-Bridge Converter, at a given power compared to the Half-Bridge Converter, the switch current and primary current will be half. This makes the Full-Bridge Converter suitable for high-power levels.

**FIGURE 8: FULL-BRIDGE CONVERTER**

However, the diagonal switches are hard switched resulting in high turn ON and turn OFF switching losses. These losses increase with frequency, which in turn limits the frequency of the operation. The Hard Switched Full-Bridge topology is attractive where the converter is functioning in low input voltages.
**Synchronous Rectification**

In synchronous rectification, the secondary diodes, D1 and D2 are replaced with MOSFETs. This yields lower rectification losses because a MOSFET will have minimum DC losses compared to the Schottky rectifiers. The forward DC losses of a Schottky rectifier diode will be forward voltage drop multiplied by the forward current. The power dissipation by a conducting MOSFET will be $R_{DS(ON)}$ multiplied by the square of the forward current. The loss comparison will be significant at considerably higher current >15A and lower output voltages.

**TABLE 1: TOPOLOGY COMPARISON**

<table>
<thead>
<tr>
<th>Topology</th>
<th>No. of Switches in the Primary</th>
<th>Stress Level of Primary Switches</th>
<th>Power Levels (Typical)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Forward converter</td>
<td>2</td>
<td>$V_{IN}$</td>
<td>100W</td>
</tr>
<tr>
<td>Push-Pull converter</td>
<td>2</td>
<td>$2 \times V_{IN}$</td>
<td>150W</td>
</tr>
<tr>
<td>Half-Bridge converter</td>
<td>2</td>
<td>$V_{IN}$</td>
<td>200W</td>
</tr>
<tr>
<td>Full-Bridge converter</td>
<td>4</td>
<td>$V_{IN}$</td>
<td>$\sim$ 200W</td>
</tr>
<tr>
<td>PSFB converter</td>
<td>4</td>
<td>$V_{IN}$</td>
<td>$\sim$ 200W</td>
</tr>
</tbody>
</table>

This configuration involves complexity and cost to an extent because a gate drive circuit is required to control the synchronous MOSFET. The efficiency of this configuration can be further increased by designing the complex gate drive signals, which are discussed in the section “Digital Nonlinear Implementations”.

Many topologies are available and one of them can be chosen depending on the given power level, efficiency of the converter, input voltage variations, output voltage levels, availability of the components, cost, reliability of the design, and good performance characteristics.

This application note discusses the design considerations of Full-Bridge topology for Quarter Brick DC/DC converter design.
PRIMARY SIDE CONTROL VS. SECONDARY SIDE CONTROL

After selecting the topologies based on the merits for the given application, the next challenge faced by designers is to position the controller either on the primary or secondary side. The power converter demands the galvanic isolation between primary (input) and secondary (output load) due to safety reasons. There should not be any direct conductive path between the primary and secondary. Isolation is required when signals are crossing from the primary to the secondary and vice versa. The power path isolation will be given by the high frequency transformers. Gate drive signals can be routed through optocouplers or gate drive transformers.

In the primary side controllers, the output feedback signal is transferred from the secondary to the primary using the optocouplers. These devices have limited bandwidth, poor accuracy, and tend to degrade over time and temperature.

Again, the transfer of signals from the primary to the secondary or the secondary to the primary is dependant on the features demanded by the application. Figure 11, Figure 12 and Table 2 show the comparison between the primary side controller and the secondary side controller. The secondary side controller is selected in this application.

FIGURE 11: SECONDARY SIDE CONTROL
TABLE 2: PRIMARY SIDE CONTROL VS. SECONDARY SIDE CONTROL

<table>
<thead>
<tr>
<th>Primary Side dsPIC® DSC Control</th>
<th>Secondary Side dsPIC® DSC Control</th>
</tr>
</thead>
<tbody>
<tr>
<td>Isolated feedback is required to regulate the output. A linear optocoupler can be used to achieve the regulation, which requires an auxiliary supply and an amplifier in the secondary.</td>
<td>Isolated feedback is not required because the controller is on the secondary.</td>
</tr>
<tr>
<td>Remote ON/OFF signal isolation is not required.</td>
<td>Remote ON/OFF signal isolation is required.</td>
</tr>
<tr>
<td>Isolation is required for communication signals.</td>
<td>Isolation is not required for communication signals.</td>
</tr>
<tr>
<td>Load sharing signal is transferred from the secondary to the primary.</td>
<td>Load sharing isolation is not required because the controller is in the secondary.</td>
</tr>
<tr>
<td>Overvoltage protection signal is transferred from the secondary to the primary.</td>
<td>Isolation for overvoltage is not required because the controller is in the secondary.</td>
</tr>
<tr>
<td>Frequency synchronization signal is transferred from the secondary to the primary.</td>
<td>Isolation for frequency synchronization is not required because the controller is in the secondary.</td>
</tr>
<tr>
<td>Input undervoltage and overvoltage can be measured without isolation.</td>
<td>Isolation is required. However, in this application, the input undervoltage or overvoltage protection is provided by the NCP 1031 auxiliary converter controller.</td>
</tr>
<tr>
<td>Gate drive design for the primary side switches is simple.</td>
<td>Gate drive is transferred from the secondary to the primary either by using driver transformers or opto isolators.</td>
</tr>
</tbody>
</table>

FIGURE 12: PRIMARY SIDE CONTROL

[Diagram showing the primary side control setup with connections and components like VOUT+, VOUT-, VIN+, VIN-, Full-Bridge MOSFET, Sync Rectifier, NCP1031, dsPIC® DSC, Linear OPTO, LM358, etc.]
VOLTAGE MODE CONTROL (VMC) VS. CURRENT MODE CONTROL (CMC)

The preference to implement VMC or CMC as the feedback control method is based on application-specific requirements. In VMC, change in load current will have effect on the output voltage before the feedback loop reacts and performs a duty cycle correction. In CMC, change in load current is sensed directly and corrects the loop before the outer voltage loop reacts.

This cause and then react process in the VMC is slower to respond than in the CMC for highly varying load transients.

The fundamental difference between VMC and CMC is that CMC requires accurate and high grade current sensing. In VMC, output voltage regulation is independent of the load current. Therefore, relatively low grade current sensing is enough for overload protection. This saves significant circuit complexity and power losses.

**TABLE 3: VMC AND CMC DIFFERENCES**

<table>
<thead>
<tr>
<th>VMC</th>
<th>CMC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single feedback loop.</td>
<td>Dual feedback loop.</td>
</tr>
<tr>
<td>Provides good noise margin.</td>
<td>Poor noise immunity.</td>
</tr>
<tr>
<td>Current measurement not required for feedback.</td>
<td>Current measurement required.</td>
</tr>
<tr>
<td>Slope compensation not required.</td>
<td>Slope compensation required, instability at more than 50% duty cycles.</td>
</tr>
<tr>
<td>Poor dynamic response.</td>
<td>Good dynamic response.</td>
</tr>
</tbody>
</table>

**FIGURE 13: VOLTAGE MODE CONTROLLER (VMC)**

**FIGURE 14: CURRENT MODE CONTROLLER (CMC)**
Full-Bridge Converter Design

In the Full-Bridge topology, output voltage is controlled by adjusting the duty of the Primary side diagonal switching MOSFETs. The maximum duty is limited to 50% of the period.

- **Time interval T0 – T1:** Q1, Q4 = ON; Q2, Q3 = OFF

  The Full-Bridge converter operation is described with the power transfer from primary side to secondary side with the conduction of diagonal MOSFETs, Q1 and Q4. The primary side current (IPRI) was conducting through the MOSFETs, Q1 and Q4. In this period, the full input voltage VIN is across the primary side of the transformer TX and VIN/N is across the secondary of the transformer. The slope of the current is determined by Vin, magnetizing inductance and the output inductance.

- **Time interval T1 – T2:** Q1, Q4 = OFF; Q2, Q3 = OFF

  An intentional minimum dead band is introduced between the turn OFF of Q1,Q4 and turn ON of Q2,Q3. This is to avoid the input source short circuit. T1-T2 is the off time of the Full-Bridge and in this state no voltage is applied across primary of the transformer. T1-T2 time will be increasing with the increase in voltage.

- **Time interval T2 – T3:** Q1,Q4 = OFF; Q2,Q3 = ON

  Q2, Q3 is tuned ON after the dead band time, now the current flows in the transformer opposite to the previous current conduction path. During the turn ON and OFF of the diagonal MOSFETs always there will be a definite amount of drain current, drain to source voltage and this causes switching losses in the MOSFETs.

Operation of the Full-Bridge converter and detailed primary side waveforms with different time intervals are illustrated in Figure 15.
FIGURE 15: FULL-BRIDGE CONVERTER WITH FULL WAVE SYNCHRONOUS RECTIFICATION OPERATIONAL WAVEFORMS
HARDWARE DESIGN AND SELECTION OF COMPONENTS

Selection of components for a Quarter Brick Converter design is critical to achieve high efficiency and high density.

Specifications

- Input voltage: $V_{IN} = 36\text{ VDC} - 76\text{ VDC}$
- Output voltage: $V_O = 12\text{ V}$
- Rated output current: $I_{ORATED} = 17\text{ A}$
- Maximum output current: $I_O = 20\text{ A}$
- Output power: $P_O = 200\text{ W}$
- Estimated efficiency: 95%
- Switching frequency of the converter: $F_{SW} = 150\text{ kHz}$
- Switching period of the converter: $T_P = 1/150\text{ kHz} = 6.66\mu\text{s}$
- Chosen duty cycle: $D = 43.4\%$
- Full duty cycle: $D_{MAX} = 2 \times 43.4\% = 86.8\%$
- Input power pin = $214.75\text{ W}$

**EQUATION 1:** TURN ON TIME

$$TurnOnTime = 6.66\mu\text{s} \times \frac{43.4}{100} = 2.89\mu\text{s}$$

Full-Bridge MOSFET Selection

**EQUATION 2:**

- Input line current at 36V:
  $$I_{AVE} = \frac{P_{IN}}{V_{INMIN}} = 5.96\text{ A}$$
- Maximum Line Current at 36V:
  $$I_{MAX} = \frac{I_{AVE}}{D_{MAX}} = \frac{5.96}{0.868} = 6.87\text{ A}$$
- Line rms current at 36V:
  $$I_{RMS} = I_{MAX} \times \sqrt{D} = 6.40\text{ A}$$
- Switch rms current at 36V:
  $$I_{SRMS} = I_{MAX} \times \frac{\sqrt{D}}{2} = 4.53\text{ A}$$

Because the maximum input voltage is 76 VDC, select a MOSFET voltage rating that is higher than 76V and the current rating higher than $I_{MAX}$ at 36 VDC.

The device selected is Renesas HAT2173 (LFPAK), and has $V_{DS} = 100\text{ V}$, $I_O = 25\text{ A}$, $R_{DS(on)} = 0.015\text{ E}$. $R_{DS(on)}$ HOT can be calculated either from the graphs provided in the data sheet or by using the empirical formula shown in **Equation 3**.

**EQUATION 3:** \( R_{DS(on)} \) EMPIRICAL FORMULA

\[
R_{DS(on)} \text{ HOT} = R_{DS(on)} \text{ @ } 25^\circ C \times \left[1 + 0.0075 \times (T_{MAX} - T_{AMB})\right]
\]

\[
R_{DS(on)} \text{ HOT} = 0.02625\text{ E}
\]

where:
- $R_{DS(on)}$ at $25^\circ C = 0.015\text{ E}$
- Maximum junction temperature, $T_{MAX} = 125^\circ C$
- Ambient temperature, $T_{AMB} = 25^\circ C$

**EQUATION 4:**

Conduction losses of the MOSFET at 48V:

$$P_{COND} = I_{SRMS}^2 \times R_{DS(on)\text{ HOT}} = 0.171\text{ W}$$

where:
- $I_{SRMS}$ = Switch rms current
- Conduction losses of all the four Full-Bridge MOSFETs = $0.687\text{ W}$

**EQUATION 5:** \( \text{SWITCHING LOSSES OF MOSFET} \)

$$P_{SW} = \frac{1}{2} \times V_{IN} \times I_{SRMS} \times T_F \times F_{SW} = 0.05\text{ W}$$

where:
- $T_F$ = Fall time of the MOSFET = 5.7ns
- Switching losses of all the four Full-Bridge MOSFETs = $0.42\text{ W}$

**EQUATION 6:** \( \text{MOSFET GATE CHARGE LOSS} \)

$$MOSFET\text{GateChargeLosses} = Q_G \times F_{SW} \times V_{DD} = 0.126\text{ W}$$

where:
- For all four Full-Bridge MOSFETs = $0.504\text{ W}$
- Bias voltage to the gate drive, $V_{DD} = 12\text{ V}$
- MOSFET total gate charge, $Q_G = 70\text{ ns}$
Synchronous MOSFET Selection

The ability of the MOSFET channel to conduct current in the reverse direction makes it possible to use a MOSFET where a fast diode or Schottky diode is used. In the fast diodes, junction contact potential limits to reduce the forward voltage drop of diodes. Schottky diodes will have reduced junction potential compared to the fast diode. In the MOSFETs, the conduction losses will be $R_{DS(ON)} \times P_{rms}$. The on-resistance can be decreased by using parallel MOSFETs; which further reduces cost.

When full wave center tapped winding is used in the transformer secondary side, the MOSFET voltage stress is twice the output voltage, as shown in Equation 7.

EQUATION 7: MOSFET VOLTAGE STRESS

\[
MOSFET\ Voltage\ Stress = 2 \times (V_o + V_{FET} + V_{DROP})
\]

\[
= 2 \times (12 + 0.6 + 0.2) = 25.6V
\]

where:
Secondary MOSFET Drop, $V_{FET} = 0.6V$
Total Trace Drops, $V_{DROP} = 0.2V$

This is the minimum voltage stress, seen by the MOSFET when the lower input voltage is 36V. For the maximum input voltage of 76V, the stress is as shown in Equation 8.

EQUATION 8:

\[
MOSFET\ Voltage\ Stress\ @\ 76V = 76 \times \frac{25.6}{36} = 54.04V
\]

The device selected is the Renesas HAT2173 (LFPAK).

Magnetics Design

Magnetics design plays a crucial role in achieving high efficiency and density. In the Quarter Brick DC/DC Converter design, planar magnetics are used to gain high efficiency and density.

DESIGN OF PLANAR MAGNETICS

Planar magnetics are becoming popular in high density power supply designs where the winding height is the thickness of the PCB. Planar magnetics design can be constructed stand-alone with a stacked layer design or as a small multi-layer PCB, or integrated into a multi-layer board of the power supply.

The advantages of planar magnetics are:
• Low leakage inductance
• Very low profile
• Excellent repeatability of performance
• Economical assembly
• Mechanical integrity
• Superior thermal characteristics

Planar E cores offer excellent thermal resistance. Under normal operating conditions, it is less than 50% as compared to the conventional wire wound magnetics with the same effective core volume, $V_E$. This is caused by the improved surface to the volume ratio. This results in better cooling capability and can handle higher power densities, while the temperature is within the acceptable limits.

The magnetic cross section area must be large to minimize the number of turns that are required for the given application. Ensure that the core covers the winding that is laid on the PCB. Such design types reduce the EMI, heat dissipation and allow small height cores. Copper losses can be reduced by selecting the round center leg core because this reduces the length of turns.

The Planar Magnetics design procedure is the same as that of the wire wound magnetics design:
1. Select the optimum core cross-section.
2. Select the optimum core window height.
3. Iterate turns versus duty cycle.
4. Iterate the core loss.
5. Iterate the copper loss ($Cu$).
6. Evaluate the thermal methods.
7. Estimate the temperature rise.
8. What is the cost trade-off versus the number of layers.
9. Does the mechanical design fit the envelope and pad layout?
10. Fit within core window height.
11. Is the size sufficient for power loss and thermal solution?
Full-Bridge Planar Transformer Design

The two considerations for secondary rectifications are Full Wave Center Tapped (FWCT) rectifier configuration and Full Wave Current Doubler rectifier configurations. It is observed that the FWCT rectifier makes optimum use of board space and efficiency goals. Preliminary testing has validated this conclusion.

A further optimization goal is to offer a broad operating frequency from 125 kHz to 200 kHz to provide wide latitude for customers to optimize efficiency.

The input voltage range is 36 VDC-76 VDC nominal with an extended VINMIN of 32.5 VDC.

Analysis of the transformer design begins with the given input parameters:

• V_IN = 36V
• Frequency = 150 kHz
• T_P = 6.667 x 10^-6

The intended output voltage was meant to supply a typical bus voltage for distributed power applications and the output voltage, V_o = 12.00V and the maximum output load current, I_o = 25A

No substitute exists for the necessary work to perform calculations sufficient to evaluate a particular core size, turns, and core and copper losses. These must be iterated for each design. One of the design considerations is to maximize the duty cycle, but the limitation of resolution offered by integer turns will quickly lead to the turn ratio of N_P = 5 and N_S = 2.

In the design of the magnetics, users must select the minimum number of turns. There is a cost or penalty to placing real-world turns on a magnetic structure such as, resistance, voltage drop and power loss. Therefore, use the least number of integer turns possible.

Thereafter, a reasonable assessment for turn ratio, duty cycle, peak flux density, and core loss can be done until a satisfactory point is reached for the designer.

The duty cycle (more than each half-period) to produce the desired output is as follows:

• T_ON = 2.89 µs
• D = T_ON/T_P = 0.434

Over a full period, the duty cycle is 86.8% at a V_IN of 36 VDC.

In this design, the following regulation drops are used:

• Secondary MOSFET drop, V_FETSEC = 0.1V
• Total trace drops, V_DROP = 0.2V
• Primary MOSFET drop, V_FETPRI = 0.6V

EQUATION 9:

\[ V_O = \left( \frac{(V_IN - V_FETPRI)}{N_P} - V_FETSEC - V_DROP \right) \times 2D \]

\[ = 12.03 \text{V} \]

The iteration method is followed again to select the core size from the available cores. The selected core has the following magnetic parameters:

• A_C = 0.45 cm^2
• L_E = 3.09 cm
• V_E = 1.57 cm^3

FIGURE 16: PLANAR TRANSFORMER

This core shape is a tooled core and is available from Champs Technologies. In general, a power material in the frequency range of interest must be considered. Materials such as 2M, 3H from Nicera™, the PC95 from TDK™, or the 3C96, 3C95 from Ferroxcube™ are the most recommended options. The peak-to-peak and rms flux densities arising from this core choice are shown in Equation 10.

EQUATION 10:

\[ B_{PKPK} = \frac{(V_IN \times I_{ON}) \times 10^8}{N_P \times A_C} \]

\[ B_{PKPK} = 4.624 \times 10^3 \text{Gauss} \]

\[ B_{RMS} = \frac{2}{T_P} \times \int_0^{I_{ON}} \left( \frac{(V_IN \times I_{ON}) \times 10^8}{2 \times N_P \times A_C} \right)^2 \text{d}T \]

\[ B_{RMS} = 2.153 \times 10^3 \text{Gauss} \]
The power loss density is calculated using the parameters shown in Table 4.

**TABLE 4: FIT PARAMETERS TO CALCULATE THE POWER LOSS DENSITY**

<table>
<thead>
<tr>
<th>Material</th>
<th>f (kHz)</th>
<th>Cm</th>
<th>x</th>
<th>y</th>
<th>Ct2</th>
<th>Ct1</th>
<th>Ct0</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C92</td>
<td>20-100</td>
<td>26.500</td>
<td>1.19</td>
<td>2.65</td>
<td>2.68E-04</td>
<td>5.43E-02</td>
<td>3.75</td>
</tr>
<tr>
<td></td>
<td>100-200</td>
<td>0.349</td>
<td>1.59</td>
<td>2.67</td>
<td>1.51E-04</td>
<td>3.05E-02</td>
<td>2.55</td>
</tr>
<tr>
<td></td>
<td>200-400</td>
<td>1.19E-04</td>
<td>2.24</td>
<td>2.66</td>
<td>2.08E-04</td>
<td>4.37E-02</td>
<td>3.29</td>
</tr>
<tr>
<td>3C96</td>
<td>20-100</td>
<td>5.120</td>
<td>1.34</td>
<td>2.66</td>
<td>5.48E-04</td>
<td>1.10E-01</td>
<td>6.56</td>
</tr>
<tr>
<td></td>
<td>100-200</td>
<td>8.27E-02</td>
<td>1.72</td>
<td>2.80</td>
<td>1.83E-04</td>
<td>3.66E-02</td>
<td>2.83</td>
</tr>
<tr>
<td></td>
<td>200-400</td>
<td>9.17E-05</td>
<td>2.22</td>
<td>2.46</td>
<td>2.33E-04</td>
<td>4.72E-02</td>
<td>3.39</td>
</tr>
<tr>
<td>3F35</td>
<td>400-1000</td>
<td>1.23E-08</td>
<td>2.95</td>
<td>2.94</td>
<td>1.38E-04</td>
<td>2.41E-02</td>
<td>2.03</td>
</tr>
</tbody>
</table>

**Note:** Source – New ER Cores for Planar Converters, Ferroxcube™ Publication 939828800911, Sept. 2002.

Core loss density can be approximated by the formula shown in **Equation 11**. The core constants are made available by Ferroxcube™. In this design:

- Temp = 50°C
- Frequency = 150000 Hz
- B = Brms * 10\(^{-4}\) = 0.2153 Tesla
- x = 1.72
- y = 2.80
- Ct2 = 1.83 * 10\(^{-4}\)
- Ct1 = 3.66 * 10\(^{-2}\)
- Ct0 = 2.83
- Cm = 8.27 * 10\(^{-2}\)

**EQUATION 11: CORE LOSS DENSITY**

\[
\begin{align*}
\text{Core Loss Density } P_{core} &= C_m \times \text{Freq}^2 \times B^5 \times \left( C_0 - C_{t1} \times \text{Temp} + C_{t2} \times \text{Temp}^2 \right) \\
&= \frac{1000}{1000} \\
P &= 1.307 \times 10^3 \text{ mW/Cm}^3 \\
CoreLoss &= P \times V_E \times 10^{-3} \\
CoreLoss &= 2.052W
\end{align*}
\]

One of the benefits of using planar construction is the opportunity to utilize 2 oz., 3 oz., and 4 oz. copper weight, which results in very thin copper. The impact is that skin depth and proximity loss factors are usually considerably reduced versus using wire wound magnetic structures. The copper losses are calculated using DC Resistance (DCR).

The secondary rms current in each half of the center tapped winding is shown in **Equation 12**.

**EQUATION 12: SECONDARY RMS CURRENT**

\[
I_{SEC} = I_O \times \sqrt{B} \\
I_{SEC} = 16.47A
\]

Primary rms current is calculated as shown in **Equation 13**:

**EQUATION 13: PRIMARY RMS CURRENT**

\[
I_{PRI} = I_O \times \sqrt{2D} \times \frac{N_s}{N_p} \\
I_{PRI} = 9.317A
\]

The DCR values are computed from the CAD drawings:

- Secondary DCR: SecDCR = 0.0023E
- Primary DCR: PriDCR = 0.025E

Secondary copper loss is multiplied by two because it is a center tapped winding.

**EQUATION 14:**

\[
\begin{align*}
\text{Sec Loss} &= 2 \times I_{SEC}^2 \times \text{Sec DCR} = 1.248W \\
\text{Pri Loss} &= I_{PRI}^2 \times \text{Pri DCR} = 2.17W \\
\text{Total Loss} &= \text{Sec Loss} + \text{Pri Loss} + \text{Core Loss} \\
\text{Total Loss} &= 5.466W
\end{align*}
\]
The stacking of the main transformer layers arrangement is shown in Table 5.

**TABLE 5: STACKING LAYERS FOR PLANAR TRANSFORMER**

<table>
<thead>
<tr>
<th>Layers</th>
<th>Winding</th>
<th>Cu Weight (Oz.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Primary</td>
<td>Sec1</td>
<td>Sec2</td>
</tr>
<tr>
<td>Layer 1</td>
<td>Sec2</td>
<td>2</td>
</tr>
<tr>
<td>Layer 2</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Layer 3</td>
<td>Sec1</td>
<td>2</td>
</tr>
<tr>
<td>Layer 4</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Layer 5</td>
<td>Primary</td>
<td>4</td>
</tr>
<tr>
<td>Layer 6</td>
<td></td>
<td>4</td>
</tr>
<tr>
<td>Layer 7</td>
<td>Sec1</td>
<td>2</td>
</tr>
<tr>
<td>Layer 8</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Layer 9</td>
<td>Primary</td>
<td>2</td>
</tr>
<tr>
<td>Layer 10</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>Layer 11</td>
<td>Sec2</td>
<td>3</td>
</tr>
<tr>
<td>Layer 12</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Layer 13</td>
<td>Primary</td>
<td>4</td>
</tr>
<tr>
<td>Layer 14</td>
<td></td>
<td>4</td>
</tr>
<tr>
<td>Layer 15</td>
<td>Sec1</td>
<td>2</td>
</tr>
<tr>
<td>Layer 16</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Layer 17</td>
<td>Sec2</td>
<td>2</td>
</tr>
<tr>
<td>Layer 18</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Turns</td>
<td>5</td>
<td>2</td>
</tr>
</tbody>
</table>

**Planar Output Inductor Design**

The output inductor serves the following functions:
- Stores the energy during the OFF period to keep the output current flowing continuously to the load.
- Smooths out and averages the output voltage ripple to an acceptable level.

**FIGURE 17:** FULL-BRIDGE CONVERTER WITH CENTER TAPPED FULL WAVE SYNCHRONOUS RECTIFIER
The duty cycle (more than each half-period) to produce the desired output is as follows:

- Switch turn ON time, $T_{ON} = 2.89 \, \mu s$
- Total Switching period, $T_P = 6.667 \, \mu s$
- Duty cycle, $D = T_{ON}/T_P = 0.434$

Over a full period the duty cycle is 86.8% at a $V_{IN\text{MIN}}$ of 36 VDC.

**EQUATION 15:**

$$V_O = \left[ (V_{IN} - V_{FETPRI}) \times \frac{N_S}{N_P} - V_{FETSEC} - V_{DROP} \right] \times 2D$$

$$V_O = 12.03 \, V$$

In the case of output inductor, consider the choice of inductance value at the maximum off time. This occurs in PWM regulated DC/DC converters at the maximum input voltage, $V_{IN\text{MAX}} = 76V$, and the feedback loop adjusts the switch ON time accordingly.

$T_{ON\text{MIN}} = 1.415 \, \mu s$

The duty cycle is as follows:

$$D_{\text{MIN}} = T_{ON\text{MIN}}/T_P = 1.3689 \, \mu s$$

The peak voltage at the transformer secondary is as shown in Equation 16.

**EQUATION 16:**

$$V_{PK2} = (V_{IN\text{MAX}} - V_{FETPRI}) \times \frac{N_S}{N_P} - V_{FETSEC} - V_{DROP}$$

$$V_{PK2} = 28.26 \, V$$

Maximum output load current, $I_O = 25A$. A ripple current of 25% of the total output current is considered in this design.

**EQUATION 17:**

$$I_{MIN} = I_O \times 0.25 = 6.5A$$

**EQUATION 18: OUTPUT INDUCTANCE (LOMIN)**

$$L_{OMIN} = \frac{(V_{PK2} - V_O) \times T_{ON\text{MIN}}}{I_{MIN}} = 3.54 \, \mu H$$

In this design, the core window height and its adequacy in terms of accommodating the 18 layer PCB stack is to be assessed since the windings/tours for the inductor are also embedded.

![Planar Output Inductor](image)

This core is also a tooled core as the main transformer, TX1. It is available from Champs Technologies as PN MCHP1825-V31-1. Materials such as 7H from Nicera™, the PC95 from TDK™, or the 3C94, 3C92 from Ferroxcube™ are the recommended choices.

- Core cross section, $A_C = 0.4 \, \text{cm}^2$
- Core path length, $L_{CORE} = 3.09 \, \text{cm}$
- Rated output current: $I_{RATED} = 17A$
- Defined saturation current: $I_{SAT} = 20A$

The process of inductor design involves iterating the number of turns possible and solving for a core air gap. The air gap is checked for operating the flux below maximum rated flux in the core material at the two operating current values that is rated current and saturation current.

In this design, if the 18 layers are available, these layers can be split into balanced integer turns. This is a practical method and the number of turns, $N_t = 6$.

In this design, a fringing flux factor assumption of 15% is done, which is $FFF = 1.15$.

The iterative process begins by calculating the air gap equation. The air gap is calculated using Equation 19.

**EQUATION 19:**

$$L_{GAP} = \left( \frac{0.4 \times \pi \times N_t^2 \times A_C \times 10^{-8}}{L_{OMIN}} \right) \times FFF$$

$$L_{GAP} = 0.058 \, \text{cm}$$

$$L_{GAPIN} = \frac{L_{GAP}}{2.54} = 0.023 \, \text{inch}$$
Planar Drive Transformer Design

To drive each leg (high side and low side) of the gates, the high side/low side driver, or low side driver with isolated drive transformer is required. A minimum of 500 Vdc isolation is required in the drive transformer from the high side to low side winding. Because the gate drive is derived from the secondary side controller, primary to secondary 2500 Vdc isolation is required.

The following critical parameters must be controlled while designing the gate drive transformer:

- Leakage inductance
- Winding capacitance

A high leakage inductance and capacitance causes an undesirable gate signal in the secondary, such as phase shift, timing error, overshoot and noise. High winding capacitance occurs when the design has a higher number of turns. High leakage inductance occurs when the turns are not laid uniformly. Because planar magnetics are used in this application, these parameters may not be a problem. Since the absolute number of turns required is low and the primary and secondary side high/low drive windings can be interleaved to minimize leakage without increasing the overall capacitance.

Typical gate drive transformers are designed with ferrite cores to reduce cost and to operate them at high frequencies. Ferrite is a special material that comprises high electrical resistivity and can be magnetized quickly with minor hysteresis losses. Because of its high resistance, eddy currents are also minimal at high frequency.

Selection of Core Materials and Core

Selection of core material depends on the frequency of the operation. 3F3 from Ferroxcube™ is one of the best options for the operating frequencies below 500 kHz. The power loss levels of gate drive transformers is usually not a problem and thus Ferroxcube RM4/ILP is selected. The magnetic parameters of Ferroxcube RM4/ILP are as follows:

- \( A C = 0.113 \text{ cm}^2 \)
- \( Lm = 1.73 \text{ cm} \)
- \( A_L = 1200 \text{ nH} \)
- \( \mu_{\text{EFF}} = 1140 \)

One of the primary goals of the design is to embed all the magnetics as part of the overall PCB design of the main power stage. A small size core geometry is selected, that has sufficient window height to accommodate the overall PCB thickness and also gives reasonable window width to accommodate the PCB trace width that comprises the turns. The resulting "footprint" or core cut-out required of the RM4/ILP was found to be acceptable.

---

**Equation 20:** Operating Flux Density at Defined Saturation Current

\[
B_{DC} = \frac{0.4 \times \pi \times N_t \times I_{SAT}}{L_{GAP}}
\]

\[
B_{DC} = 2.598 \times 10^3 \text{ Gauss}
\]

**Equation 21:** Operating Flux Density at Rated Current

\[
B_{RATED} = \frac{0.4 \times \pi \times N_t \times I_{RATED}}{L_{GAP}}
\]

\[
B_{RATED} = 2.208 \times 10^3 \text{ Gauss}
\]

The \( B_{DC} \) and \( B_{RATED} \) values are conservative compared to the commercially rated devices. Typical \( B_{\text{MAX}} \) values are 3000 Gauss at 100°C.

The required \( A_L \) value is calculated, as shown in Equation 22.

**Equation 22:** \( A_L \) Value

\[
A_L = \frac{L_{\text{OMIN}} \times 10^9}{N_t^2} = 98.32 \text{ mH}
\]

This is helpful for instructing the core manufacturer for gapping instructions. The inductor traces are designed using a CAD package and are integrated into the PCB layout package. The CAD package facilitates the calculation of trace resistance for each layer. The calculated DCR values \( DCR_{\text{RATED}} = 3.5 \times 10^{-3} \Omega \).

Copper loss is computed at the DC values of rated and saturation-defined currents, as shown in Equation 23.

**Equation 23:**

\[
Cu_{\text{Loss SAT}} = (I_{SAT})^2 \times DCR_{\text{RATED}}
\]

\[
Cu_{\text{Loss SAT}} = 1.4W
\]

**Equation 24:**

\[
Cu_{\text{Loss RATED}} = (I_{RATED})^2 \times DCR_{\text{RATED}}
\]

\[
Cu_{\text{Loss RATED}} = 1.012W
\]

One of the design goals is to make it universal for other lower and higher power implementations of the digital converter and to keep the overall efficiency high. It fits comfortably with its footprint in the PCB. However, we consider that a smaller core and footprint optimization is quite possible.
We will iterate the primary turns to arrive at a suitable peak flux density and magnetizing current using the formula shown in Equation 25.

**EQUATION 25:**

\[ N_p = \frac{(V_{IN} \times T_{ON}) \times 10^8}{B_{PKPK} \times A_C} \]

In the application, \( V_{IN} = 12V \), as set by the bias supply. The operating frequency for main power processing is selected as 150 kHz. The result is the gate drive transformer operates at the same frequency.

The duty cycle is also determined by the power stage. The basic input parameters, \( T_P \) and \( T_{ON} \) are set.

Iterating for primary turns, \( N_p = 10 \).

The peak-to-peak flux density can be achieved, as shown in Equation 26:

**EQUATION 26: PEAK-TO-PEAK FLUX DENSITY**

\[ B_{PKPK} = \frac{(V_{IN} \times T_{ON}) \times 10^8}{N_p \times A_C} \]

\[ B_{PKPK} = 3.069 \times 10^3 \text{ Gauss} \]

The peak flux density is shown in Equation 27, which yields a volt-µs rating of \((V_{IN} \times T_{ON}) = 37.7\). This is well below the typical saturation curves for 3F3 of 3000 Gauss at 85ºC operational ambient temperature. However, potential saturation is not a design concern.

**EQUATION 27: PEAK FLUX DENSITY**

\[ B_{P} = \frac{(V_{IN} \times T_{ON}) \times 10^8}{2 \times N_p \times A_C} \]

\[ B_{P} = 1.534 \times 10^3 \text{ Gauss} \]

The rms flux density is calculated, as shown in Equation 28.

**EQUATION 28: RMS FLUX DENSITY**

\[ B_{\text{RMS}} = \sqrt{\frac{\frac{2}{T_P} \times \int_0^{T_{ON}} (V_{IN} \times T_{ON}) \times 10^8 \, dT}{2 \times N_p \times A_C}} \]

\[ B_{\text{RMS}} = 1.363 \times 10^3 \text{ Gauss} \]

The peak and rms flux densities can be pushed higher. However, a reasonably low value of magnetizing current has been maintained such that the driver is not loaded much.

**EQUATION 29: CALCULATION OF MAGNETIZING INDUCTANCE**

\[ L_A = N_p^2 \times A_L \times 10^{-9} \]

\[ L_A = 1.2 \times 10^{-4} \text{ Henry} \]

Or,

\[ L_M = \frac{0.4 \times \pi \times \mu_{\text{EFF}} \times (N_p)^2 \times A_C \times 10^{-8}}{L_m} \]

\[ L_M = 9.57 \times 10^{-5} \text{ Henry} \]

Conversely, the inductance minimum will be between \(~70 \mu\)H.

\[ L_{\text{MIN}} = 0.75L_M \text{ Henry} \]

\[ L_{\text{MIN}} = 6.699 \times 10^{-5} \text{ Henry} \]

The magnetizing current is thus reasonable for this application, and is shown in Equation 30:

**EQUATION 30:**

\[ di = \frac{V_{IN} \times T_{ON}}{L_M} \]

\[ di = 0.362A \]

Assuming the worst case, the distributed capacitance is taken as follows: \( C_D = 50 \times 10^{-12} \text{ Farad} \).

Any ringing on the gate drive waveforms due to the transformer will possess a frequency of 2.3 MHz.

**EQUATION 31:**

\[ F_R = \frac{1}{2 \times \pi \times (\sqrt{L_M \times C_D})} \]

\[ F_R = 2.3 \text{ MHz} \]

results in mW of core loss.
In this design, the selection of track width or trace width was fairly conservative. Given the RM4/ILP core window width of 2.03 mm (80 mils), and an allowable PCB width accommodated inside this core of 1.63 mm (64 mils), and a further conservative assumption of trace-to-trace clearance of 0.3 mm (12 mils), we can either place 2T/layer of 0.39 mm (15 mil) width or 3T/layer of 0.18 mm (7 mils) width. If 4 oz. copper was used per layer the 0.18 mm trace width would result in too much "under-etch" in the fabrication.

We had ~14 layers dictated by the power stage and the resulting PCB thickness of 3.5 mm -3.8 mm could be easily accommodated by the RM4/ILP core window height. Hence, it is easier to select 2T/layer. This selection also allowed three opportunities for an interleave to occur between the primary and each secondary drive winding. A choice of 3T/layer may have resulted in an imbalance and with less opportunity for interleave.

**Current Sense Transformer Design**

The current sense transformer selected is a conventional stand-alone magnetic device. The decision was made earlier to have a 1:100 current transformation ratio. Therefore, it is difficult to implement this device as an embedded structure.

We repeat some aspects of the TX1 main transformer design such as switching frequency.

**EQUATION 32:**

\[
F_{SW} = 150 \times 10^3 \text{HZ}
\]

\[
T_p = \frac{1}{F_{SW}}
\]

\[
T_p = 6.667 \times 10^{-6} \text{Sec}
\]

The transformation ratio, \( N_C = \frac{N_S}{N_P} = 100 \)

Maximum rated current, \( I_{MAX} = 10A \)

Therefore, secondary rms current is computed, as shown in **Equation 33:**

**EQUATION 33: SECONDARY RMS CURRENT**

\[
I_{RMSSECY} = \frac{I_{RMSPRIM}}{N_C}
\]

\[
I_{RMSSECY} = 0.093A
\]

**EQUATION 34:**

\[
T_{ON} = 2.89 \times 10^{-6} \text{Sec}
\]

\[
T_{OFF} = \frac{T_p}{2} - T_{ON}
\]

\[
T_{OFF} = 4.433 \times 10^{-7} \text{Sec}
\]

The core used on this part = E5.3/2.7/2-3C96
The core parameters are as follows:

- \( Lm = 1.25 \text{ cm} \)
- \( A_c = 0.0263 \text{ cm}^2 \)
- \( V_e = 0.0333 \text{ cm}^3 \)

The nominal current sense termination resistor value: \( R_b = 10.0 \Omega \)

**EQUATION 35:**

\[
V_{PKSECY} = \frac{I_{MAX}}{N_S} \times R_b
\]

\[
V_{PKSECY} = 1V
\]

Therefore, the rating is 0.1 V/amp.

**EQUATION 36:**

\[
B_{PK} = \frac{(V_{PKSECY} \times T_{ON}) \times 10^8}{N_S \times A_c}
\]

\[
B_{PK} = 109.886 \text{ Gauss}
\]

It is considered that the peak flux density is very low and it is acceptable. Usually, the current to voltage gain is this low in most switched mode converters. The current ramp signal at the current sense (CS) input for most analog controllers is <1V, so always select a low value termination resistor. In this case, the voltage gain is conditioned with differential op amps prior to sending it to the input ADC of the dsPIC® DSC.

It is helpful to know that higher current to voltage gains are possible simply by selecting higher value termination resistors. The only limitation will be a ceiling imposed by the saturation of the ferrite core.

The volt-µs rating of the CH-1005 Champs Technologies is 58V-µs. In this design, if a termination impedance of 100Ω is selected, a 10V signal amplitude is gained. The current transformer reproduces the current wave shape until it is not saturated, that is as long as it is performing as a transformer. In this design, a maximum ON time of 5.8 µs can be permitted.
The rated maximum flux is shown in Equation 37.

**EQUATION 37:**

\[
B_{RATED} = \frac{(58 \times 10^{-6}) \times 10^8}{N_S \times A_C}
\]

\[
B_{RATED} = 2.205 \times 10^3 \text{ Gauss}
\]

The BPk is rated as 2200 Gauss peak for 100°C operation unipolar excursion. The rms flux density is calculated, as shown in Equation 38.

**EQUATION 38: RMS FLUX DENSITY**

\[
B_{RMS} = \sqrt{\frac{2}{T_P} \times \int_0^{t_{ON}} \left[ \frac{(V_{PKSEC} \times T_{ON}) \times 10^8}{2 \times N_S \times A_C} \right]^2 dT_P}
\]

\[
B_{RMS} = 51.159 \text{ Gauss}
\]

**EQUATION 39:**

\[
\text{CoreLossDensity}, \ P = \frac{C_m \times F^x \times (B_{RMS})^y \times (C_{t1} - C_{t2}) \times \text{Temp} + C_{t2} \times \text{Temp}^2}{1000}
\]

\[
P = 0.048 \text{ mW/cm}^3
\]

where setting up core loss coefficients:

\[
C_m = 8.27 \times 10^{-2}
\]

\[
x = 1.72
\]

\[
y = 2.80
\]

\[
\text{Temp} = 30
\]

\[
C_{t1} = 3.66 \times 10^{-2}
\]

\[
C_{t2} = 1.83 \times 10^{-4}
\]

\[
C_{t0} = 2.83
\]

\[
F = 1.5 \times 10^5
\]

\[
\text{CoreLoss} = P \times V_E \times 10^{-3}
\]

\[
\text{CoreLoss} = 1.592 \times 10^{-6} \text{ W}
\]

Core loss is about zero or negligible.

Secondary SecDCR = 6.6E.
Total loss for this device at maximum ratings is less than 1/4W.

Calculate the inductance value for the selected 3C96 material.

**Equation 41:**

\[
L_{AL} = (N_s)^2 \times A_L \times 10^{-9}
\]

\[
L_{AL} = 3 \times 10^{-3} \approx 3\text{mH}
\]

where:

- \(N_s = 100\)
- \(A_L = 300 \text{nH}\)

Effective termination impedance is as shown in **Equation 43:**

**Equation 43:**

\[
X_{EFF} = \frac{X_L \times R_b}{X_L + R_b}
\]

\[
X_{EFF} = 9.953E
\]

Deviation from ideal is < 0.1%.

---

**Planar Auxiliary Power Supply Transformer Design**

The digital DC/DC converter requires an auxiliary power supply. The dsPIC DSC requires 3.3V and the gate drivers require 12V.

The dsPIC DSC must have power supplied to it prior to start-up of the power converter. The scheme to accomplish this is to utilize an analog converter for start-up and also for continuous operation. This avoids possible glitches or uncontrolled operation events during abnormal operation or unanticipated transient conditions. The analog controller requires a boot strap supply once it has gone through soft-start.
The dsPIC DSC requires 3.3V. A linear regulator is inserted prior to 3.3V so that the headroom required at one output is 4V. The 3.3V output voltage before regulator V01 = 4V.

- Load current, \( I_{3.3V} = 0.3A \)
- 12V output voltage before regulator, \( V02 = 12V \)
- Load current, \( I_{12V} = 0.4A \)
- Total output power = 6W
- Consider an overall efficiency of 80%
- Input power = 7.5W

Consider minimum input voltage, \( V_{MIN} = 32V \). The converter is designed to operate at a maximum duty cycle, \( D = 40\% \). The nominal operating frequency, \( F_{SW} \) of the IC is 250 kHz.

**EQUATION 44:**

\[
F_{SW} = 250 \times 10^3 Hz
\]

Total period, \( T_P = 4 \) µs

On period, \( T_{ON} = 1.6 \) µs

**EQUATION 45:**

\[
AverageCurrent, I_{AVE} = \frac{InputPower}{MinimumInputVoltage} = \frac{7.5W}{32V} = 0.234A
\]

Peak current of a Discontinuous mode Flyback Converter, \( I_{PPK} \), is shown in Equation 46.

**EQUATION 46:**

\[
I_{PPK} = 2 \times I_{AVE} = 1.17A
\]

Primary rms current, \( I_{RMS,PRIM} \) is shown in Equation 47:

**EQUATION 47:**

\[
I_{RMS,PRIM} = I_{PPK} \times \frac{T_{ON}}{\sqrt{3} \times T_P} = 0.427A
\]

**EQUATION 48:**

\[
PrimaryInductanceL_P = \frac{V_{INMIN} \times D}{F_{SW} \times I_{PPK}} = \frac{32 \times 0.4}{250000 \times 1.17} = 43.6 \mu H
\]

**EQUATION 49:**

\[
PeakSecondaryCurrent, I_{SCPK} = \frac{2 \times I_{SCDC}}{D_S} = \frac{2 \times 0.1}{0.6} = 3.33A
\]

\[
SecondaryRMSCurrent, I_{SRMS} = \sqrt{\frac{D_S}{3}} \times I_{SCPK} = 1.489A
\]

where:

- Short circuit current: \( I_{SCDC} = 1A \)
- Secondary duty cycle: \( D_S = 0.6 \)

The turns ratio for 12V and 3.3V output is shown in Equation 50.

**EQUATION 50:**

\[
\frac{N_P}{N_S} \geq \frac{[V_{IN} - (I_{PPK} \times R_{DS,ON})] \times D}{(V_{OUT} + V_fD1) \times (0.8 - D)}
\]

\[
\frac{N_P}{N_{S12}} = 2.60
\]

\[
\frac{N_P}{N_{S3.3}} = 7.828
\]

where:

- Voltage drop on the diode, \( V_fD1 = 0.7V \)
- \( R_{DS,ON} = 4E \)

A quick check of the available standard core structures indicates that there was a distinct possibility to use a standard size RM-4 core.

An important feature of this core for this design is, it consists of a core window with nominal 4.3 mm that clears the 4.0 mm PCB thickness. The overall height of this core is 7.8 mm, so its height is < 10 mm of the DC/DC Converter mechanical height.

The RM-4 core parameters are:

- \( AE = 0.145 \text{ cm}^2 \)
- \( ICORE = 1.73 \text{ cm} \)
- \( \mu = 2000 \)
- \( VE = 0.25 \text{ cm}^3 \)
The footprint (length x width) of the device is not greater than that of a stand-alone magnetic device. The footprint shown in Figure 20 has been further reduced in the final implementation and the entire bias converter has been implemented as part of the embedded design.

**EQUATION 51:**

\[ N_{PRI} = \frac{V_{INMIN} \times T_{ON} \times 10^8}{B_{MAX} \times A_E} = 16T \]

where:

\[ B_{MAX} = 2200 \text{Gauss} \]

The required center post air gap based on the formula is shown in Equation 52:

**EQUATION 52:**

\[ L_{GAP} = \frac{0.4 \times \pi \times (N_{PRI})^2 \times A_E \times 10^8}{L_p} \times FFF \]

\[ L_{GAP} = 0.012 \text{cm} \]

\[ L_{GAPIN} = \frac{L_{GAP}}{2.54} \]

\[ L_{GAPIN} = 4.591 \times 10^{-3} \text{in} \]

The \( A_L \) value is calculated, as shown in Equation 53.

**EQUATION 53:**

\[ A_L = \frac{L_p \times 10^9}{(N_{PRI})^2} \]

\[ A_L = 164.063 \text{nH} \]

The flux density is calculated, as shown in Equation 54.

**EQUATION 54:**

\[ B_{PK} = \frac{0.4 \times \pi \times N_{PRI} \times I_{PPK}}{L_{GAP}} \]

\[ B_{PK} = 1.959 \times 10^3 \text{Gauss} \]

BPK is lesser than the BSAT limitation of 3000 Gauss at 85ºC. The required maximum output power for DCM operation, factoring in efficiency is shown in Equation 55.

**EQUATION 55:**

\[ P_O = \frac{1}{2} \times L_p \times (I_{PPK})^2 \times F_{SW} \]

\[ P_O = 7.46 \text{W} \]

The peak AC flux density is calculated, as shown in Equation 56:

**EQUATION 56:**

\[ B_{PKAC} = \frac{(V_{IN} \times T_{ON}) \times 10^8}{N_{PRI} \times A_E} \]

\[ B_{PKAC} = 2.48 \times 10^3 \text{Gauss} \]

The rms flux density is calculated, as shown in Equation 57.

**EQUATION 57:**

\[ B_{RMS} = \frac{1}{T_p} \int_0^{T_{ON}} \left( \frac{V_{IN} \times T_{ON} \times 10^8}{2 \times N_{PRI} \times A_E} \right)^2 dT_p \]

\[ B_{RMS} = 771.454 \text{Gauss} \]

The core loss equation parameters are used for Ferroxcube “3C92” material at 40ºC rise in temperature.
The operating coefficients are:
\[ C_m = 9.17 \times 10^{-5} \]

**EQUATION 59: CORE LOSS DENSITY FORMULA**

\[
P = \frac{C_M \times f \times B^2 \times (C_{t10} - C_{t11}) \times \text{Temp} + C_{t2} \times \text{Temp}^2}{1000}
\]

\[ P = 303.063 \text{ mW/cm}^3 \]

where:
\[ C_{t2} = 2.33 \times 10^{-4} \]
\[ C_{t1} = 4.72 \times 10^{-2} \]
\[ C_{t0} = 3.39 \]
\[ x = 2.22 \]
\[ y = 2.46 \]

\[ \text{CoreLoss} = P \times V_{OL} \times 10^{-3} \]
\[ \text{CoreLoss} = 0.076W \]

A calculated core loss value of 76 mW is acceptable, so using ferrite for the core material is a good choice.

The CAD package is used in the PCB trace design to calculate the trace DCR for the primary and secondary DC resistance.

- \[ \text{DCRSEC} = 0.023E \]
- \[ \text{DCRPRI} = 0.088E \]

The overall loss is shown in **Equation 60**.

**EQUATION 60:**

\[
\text{TotalLoss} = \text{CuLoss} + \text{CoreLoss}
\]

\[ \text{TotalLoss} = 0.142 \]

The only efficiency penalty in using a digital controller is the bias supply converted efficiency of 80%. All converters will share approximately the same FET driver loss.

The only further penalty is the footprint or space occupied by the bias supply within the available outline package of the converter itself. The main advantage as discussed at the outset is that the controller is “always on”, that is, it supplies power in a controlled fashion and rides out abnormalities and transients that might at the least require a hiccup start-up for an analog controller.

**EQUATION 61:**

\[
\text{CopperLoss} = (I_{rmsPRI}^2 \times \text{DCR}_{PRI}) + (I_{rmsSEC}^2 \times \text{DCR}_{SEC})
\]

\[ \text{CopperLoss} = 0.067W \]
DESIGNING A DIGITAL QUARTER BRICK CONVERTER

The Quarter Brick DC/DC Converter was designed using the dsPIC33FJ16GS502. The design analysis is described in the following sections.

What is a Digitally Controlled Power Supply?

A digital power supply can be broadly divided into power control and power management. Power control is a relatively new trend when compared to power management.

Power management is data communication, monitoring, data logging, power supply protection, and sequencing of the outputs. This is not real-time because the switching frequencies of the converters are higher than the power management functions.

Power control is defined as the flow of power in the converter and it is controlled from one PWM cycle to another PWM cycle. Power control is performed with both the DSCs and analog controllers without much variation in the design.

Advantages of DSCs

In modern SMPS applications, power conversion is only part of the total system solution. In addition, many other requirements and features are required to make the system more reliable. These features can be realized using a DSC and are as follows:

- Improved level of portability to other converter topologies
- Adaptive and predictive control mechanism to achieve high efficiency and improved dynamic response
- Software implementation of the protections to reduce the component count
- Improved scalability
- Active load balancing in the parallel connected systems
- Improved overall system reliability and stability
- System performance monitoring capability
- Real time algorithms for the regulation of power converters
- Less susceptibility to parameter variations from thermal effects and aging

EQUATION 62:

\[
\text{PWMResolution} = \frac{\text{PWMClockFrequency}}{\text{DesiredPWMFrequency}}
\]

EQUATION 63:

\[
\text{BitResolution} = \log_2\left(\frac{\text{PWMClockFrequency}}{\text{DesiredPWMFrequency}}\right)
\]

DIGITAL FULL-BRIDGE DESIGN

In the digital power supply design, the power train is the same as the analog power converter design. The difference exists in the way it is controlled in the digital domain. The analog signals, such as voltage and current, are digitized by using the ADC, and fed to the DSC. These feedback signals are processed with the digital compensator and modulate the PWM gate drive to get the desired control on the output.

A few critical peripherals that are used in digital power supplies are:

- PWM generator
- ADC
- Analog comparator

PWM Generator

The PWM generator must have the ability to generate high operating frequencies with good resolution, dynamically control PWM parameters such as duty cycle, period, and phase, and to synchronously control all PWMs, fault handling capability, and CPU load staggering to execute multiple control loops.

The PWM resolution determines the smallest correction to be done on the PWM time base.

EQUATION 62:

\[
\text{PWMResolution} = \frac{\text{PWMClockFrequency}}{\text{DesiredPWMFrequency}}
\]

EQUATION 63:

\[
\text{BitResolution} = \log_2\left(\frac{\text{PWMClockFrequency}}{\text{DesiredPWMFrequency}}\right)
\]
EXAMPLE 1:

PWM Clock Frequency = 60 MHz
Desired PWM Frequency = 500 kHz
PWM Resolution = 120 = One part in 120
Bit Resolution = \( \log_2 (120) \approx 7 \) bits

EXAMPLE 2:

PWM Clock Frequency = 1000 MHz
Desired PWM Frequency = 500 kHz
PWM Resolution = 2000 = One part in 2000
Bit Resolution = \( \log_2 (2000) \approx 11 \) bits

A resolution of 11 bits indicates that the user can have 2048 different steps from zero to full power of the converter. This gives finer granularity in control of the duty cycle when compared to the 7-bit resolution where only 128 steps are available for control.

Analog-to-Digital Converter (ADC)

All the real world feedback signals are continuous signals, and should be digitized to process in the DSC. A built-in ADC performs this process. The ADC requires a voltage signal that is to be provided as an input. The input signals are scaled down to the ADC reference voltage. These voltages are typically 3.3V and 5V.

FIGURE 22: ANALOG-TO-DIGITAL CONVERTER (ADC)

In digital SMPS applications, higher bit resolutions and higher speed are the two characteristics that determine the ADC selection.

The ADC resolution indicates the number of discrete values it can produce over the range of analog values, hence, the resolution is expressed in bits.

EQUATION 64:

\[
\text{ADC Resolution} = \frac{\text{FullScaleVoltage}}{2^n}
\]

where:

\( n \) = Number of bits in the ADC

EXAMPLE 3: CALCULATING THE ADC RESOLUTION

Example A:

\( \text{ADC full voltage} = 3.3V \)
\( \text{Number of bits in an ADC} = 10 \)

Therefore, \( \text{ADC resolution} = 3.22mV \)

Another parameter to be considered is the sample and conversion time (time taken by the ADC to sample an analog signal and to deliver the equivalent digital value). Usually, the conversion time is specified in million samples per second (Msps). For example, if the conversion time is specified as 2 Msps, the ADC can convert two million samples in one second. Hence, the sample and conversion time is 0.5 µs.

The conversion speed plays an important role to replicate the sampled signal. As per Nyquist criterion, the sampling frequency must be greater than twice the bandwidth of the input signal (Nyquist frequency). As a guideline in SMPS applications, sampling of the analog signal at a frequency greater than 10x of the signal bandwidth is required to maintain fidelity.

Analog Comparator

Most of the DSCs consist of an analog comparator as a built-in peripheral, which enhances the performance of SMPS applications. The analog comparator can be used in the cycle-by-cycle control method to improve the response time of the converter and also in fault protection applications.

ADC and PWM Resolution in SMPS Applications

Usually, analog controllers provide fine resolution to position the output voltage. The output voltage can be adjusted to any arbitrary value, and is only limited by loop gain and noise levels. However, a DSC consists of a finite set of discrete levels, because the quantizing elements, ADC and PWM generator, exist in the digital control loop. Therefore, the quantization of the ADC and PWM generator is critical to both static and dynamic performance of switched mode power supplies.
The ADC resolution must be lower than the permitted output voltage variation to achieve the specified output voltage regulation. The required ADC resolution is shown in Equation 65.

**EQUATION 65:**

\[ N_{A/D} = \text{Int} \left( \log_{2} \left( \frac{V_{\text{MAX A/D}}}{V_{\text{REF}}} \times \frac{V_{o}}{\Delta V_{o}} \right) \right) \]

where:
- \( V_{\text{MAX A/D}} \) = ADC full range voltage in this application
- \( V_{\text{REF}} \) = Reference voltage
- \( N_{A/D} \) = Number of bits in ADC
- \( V_{o} \) = Signal to be measured (output voltage)
- \( \Delta V_{o} \) = Allowed output voltage variation
- \( \text{Int} [ ] \) = Denotes taking the upper rounded integer

**EXAMPLE 4: ADC Resolution**

\[ V_{\text{MAX A/D}} = 3.3V \]
\[ V_{o} = 12V \]
\[ \Delta V_{o} = 1\% \text{ of } 12V = 120 \text{ mV} \]
\[ V_{\text{REF}} = 2.6V \text{ which is } 80\% \text{ of the ADC full range voltage} \]
\[ N_{A/D} = 7, \text{ (therefore, a 7-bit ADC can be used)} \]

ADC resolution can also be expressed as follows:

\[ \text{ADC LSB} < \text{ } (V_{\text{REF}}/V_{o}) \times \Delta V_{o} \]

The digital PWM produces an integer number of duty values (it produces a discrete set of output voltage values). If the desired output value does not belong to any of these discrete values, the feedback controller switches between two or more discrete values of the duty ratio. In digital control system, this is called the limit cycle and is not desirable.

Limit cycling can be avoided by selecting the change in output voltage caused by one LSB change in the duty ratio has to be smaller than the analog equivalent of the LSB of ADC. For a buck type forward regulator, \( N_{PWM} \), is shown in Equation 66.

**EQUATION 66:**

\[ N_{PWM} > = N_{A/D} + \text{log}_{2} \left( \frac{V_{\text{ref}}}{V_{\text{MAX A/D}} \times D} \right) \]

where:
- \( N_{PWM} \) = Number of bits in a PWM controller
- \( D \) = Duty ratio

To generalize, \( N_{PWM} \) must be a minimum of one bit more than \( N_{A/D} \).

**Note:** To have a stable output, that is without limit cycling, the downstream quantizer of the ADC should have higher resolution.

**TABLE 6: SWITCHING FREQUENCIES OF THE CONVERTER**

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Description</th>
<th>Type of Signal</th>
<th>dsPIC® DSC Resource</th>
<th>Frequency of Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>PWM1H</td>
<td>Gate Drive for Q1, Q4</td>
<td>PWM Output</td>
<td>PWM1H</td>
<td>150 kHz</td>
</tr>
<tr>
<td>PWM1L</td>
<td>Gate Drive for Q2, Q3</td>
<td>PWM Output</td>
<td>PWM1L</td>
<td>150 kHz</td>
</tr>
<tr>
<td>PWM3H,PWM3L</td>
<td>Synchronous Rectifier Gate Drive</td>
<td>PWM Output</td>
<td>PWM3H,PWM3L</td>
<td>150 kHz</td>
</tr>
<tr>
<td>—</td>
<td>Control Loop Frequency</td>
<td>—</td>
<td>—</td>
<td>75 kHz</td>
</tr>
<tr>
<td>Pin</td>
<td>Peripheral</td>
<td>Description</td>
<td></td>
<td></td>
</tr>
<tr>
<td>-----</td>
<td>------------</td>
<td>-------------------</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>AN2</td>
<td>Load share</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>AN3</td>
<td>Temp</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>CMP2C</td>
<td>Output overvoltage</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>RP10</td>
<td>TX secondary voltage</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>Vss</td>
<td>Ground</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>CMP4A</td>
<td>TX overcurrent</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>RP2</td>
<td>EXT SYNC11</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>PGD2</td>
<td>Programming</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>PGC2</td>
<td>Programming</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>VDD</td>
<td>Bias supply +ve</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>RB8</td>
<td>COM1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>RB15</td>
<td>COM2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>RB5</td>
<td>Remote ON/OFF</td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>SCL1</td>
<td>COM4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>SDA1</td>
<td>COM3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>VSS</td>
<td>Ground</td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>VCAP</td>
<td>VCAP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>PWM3H</td>
<td>Sync gate drive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>PWM3L</td>
<td>Sync gate drive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>PWM2H</td>
<td>Not connected</td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>PWM2L</td>
<td>Not connected</td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>PWM1H</td>
<td>Full-Bridge gate drive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>PWM1L</td>
<td>Full-Bridge gate drive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>AVSS</td>
<td>Ground</td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>AVDD</td>
<td>Bias supply +ve</td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>MCLR</td>
<td>Master clear</td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>AN0</td>
<td>TX current</td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>AN1</td>
<td>12V output</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
FIGURE 23: dsPIC® DSC RESOURCES FOR THE QUARTER BRICK CONVERTER

- Input Voltage

36V DC–75V DC

Full-Bridge Converter

Synchronous Rectifier

Output Voltage

12V DC 7A

Drive TX
Drive IC

Drive IC

Drive TX

Opto Isolator

Remote ON/OFF

PWM1H PWM1L AN0 PWM3 AN1
RB5 RB8 RB15 SCL1 SDA1 RP2 AN3 AN2

Ext Communication

Ext Sync Over Temp Load Share

dsPIC33FJ16GS502

Input Voltage

36V DC–75V DC

Output Voltage

12V DC 7A
DIGITAL CONTROL SYSTEM DESIGN

Digital control system design is a process of selecting the difference equation or Z-domain transfer function for the controller to achieve good closed loop response. Parameters such as settling time, output overshoot, rise time, control loop frequency and bandwidth must be considered to achieve acceptable performance.

The denominator polynomial of the transfer function provides the roots of the equation. These roots are the poles of the transfer function. This equation is called the characteristic equation.

The nature of the roots of the characteristic equation provides an indication of the time response. The system stability can be determined by finding the roots of the characteristic equation and its location. The system is considered to be stable if the roots of the characteristic equation are located in the left half of the 'S' plane. This causes the output response due to the bounded input to decrease to zero as the time approaches infinity.

In the Quarter Brick Converter design, the controller is designed in the continuous time domain, and then converted to an equivalent digital controller. This approach is called the digital redesign approach or digital design through emulation.

Digital Average Current Mode Control Technique

Digital current mode control is a new approach for improving the dynamic performance of high frequency switched mode PWM converters, and is used in this design. In this method, the DSC performs the entire control strategy in software. The Current Mode Control (CMC) strategy consists of two control loops. The inner current loop subtracts a scaled version of the inductor current from the current reference. The current error is further processed with the PID or PI compensator and the result is appropriately converted into duty or phase. Any dynamic changes in the output load current directly modifies the duty or phase of the converter. The outer loop subtracts the scaled output voltage from a reference and the error is processed using the PID or PI compensator. The output of the voltage loop compensator provides the current reference for the inner loop. Current and voltage compensators allow tuning of the inner and outer loops to ensure converter stability and to achieve the desired transient response.

FIGURE 24: AVERAGE CURRENT MODE CONTROL
Deriving the Characteristic Equation for the Current Mode Control (CMC)

A simple Buck converter can be used to derive the characteristic equation.

Based on Figure 25, and applying Kirchhoff’s laws results in the expressions and equations shown in Equation 67.

**EQUATION 67:**

\[
\begin{align*}
(A) \quad I_C &= I_L - I_O \\
(B) \quad V_O &= D \times V_{IN} - V_L \\
(C) \quad I_L &= \frac{V_L}{X_L} = \frac{V_L}{2\pi fL} = \frac{V_L}{JoL} = \frac{V_L}{sL} \\
(D) \quad V_O &= I_C \times X_C = \frac{I_C}{2\pi fC} = \frac{I_C}{JoC} = \frac{I_C}{sC}
\end{align*}
\]

The current compensator proportional gain is denoted as RA, and it has a dimension of resistance. The value of RA can be determined from the system characteristic equation. Higher value of RA implies higher current loop bandwidth. With the current mode control, the ‘D’ term performance in the voltage PID can be achieved.

**EQUATION 68:**

\[
\begin{align*}
V_X &= V_O + V_L \\
V_X &= V_O + sLI_L = R_A \times [(I_L^*) - I_L] + [V_X - sLI_L] \\
E) \quad I_L &= \frac{[R_A \times (I_L^*)]}{R_A + sL}
\end{align*}
\]

The current reference (IL*) is generated using the outer voltage loop.

[IL* = (VO* - VO) * G] (because current loop performs the function of differential gain in the voltage loop, the outer voltage loop will have only proportional and integral gain).

From the physical capacitor system, IC = IL - IO. In the equation, IO is made as constant and analyzed the relation between VO and VO*. Therefore, IL = sCVo.

**EQUATION 69:**

\[
\begin{align*}
(F) \quad (I_L^*) &= (V_O^* - V_O) \times \left( \frac{K_P + \frac{K_I}{s}}{s} \right) \\
I_L \times \frac{(Ra + sL)}{Ra} &= [(V_O^*) - V_O] \times \left[ K_P + \left( \frac{K_I}{s} \right) \right]
\end{align*}
\]

Equation 69 is rearranged to find VO*/VO and the results are shown in Equation 70.

**EQUATION 70:**

\[
\begin{align*}
\frac{V_O}{V_O^*} &= \frac{\left( K_P \times R_A \right) + \left( \frac{K_I}{s} \times R_A \right)}{s^2LC + (sC \times R_A) + (K_P \times R_A) + \left( \frac{K_I}{s} \times R_A \right)}
\end{align*}
\]
The denominator \[s^2LC + sCRa + KP Ra + (KI/s)Ra\] denotes the characteristic equation. The denominator should have three roots known as three poles or three bandwidths, \(f_1 > f_2 > f_3\) (units of Hz), of the controller. These roots correspond to current loop bandwidth \((f_1)\), proportional voltage loop bandwidth \((f_2)\) and integral voltage loop bandwidth \((f_3)\). These roots should be selected based on the system specifications. \(f_1, f_2\) and \(f_3\) should be separated with a factor minimum of three between them. This ensures that any parameter variation \(L\) and \(C\) due to manufacturing tolerance or inductor saturation will not affect the stability of the system.

\(f_3\) determines the settling time \((T_s)\), that is the output voltage of the converter takes to settle within 98% of \(V_o^*\) for a step change in load. \(T_s\) should be selected less than the specification settling time.

\[T_s = \frac{4}{2\pi f_3}\]

\(f_2\) determines the ability of the controller to track changes in \(V_o^*\). If \(V_o^*\) varies, \(V_o\) can track \(V_o^*\) variations up to a frequency \(f_2\) Hz.

\(f_1\) exists only to make the system non-oscillatory or resonant at frequencies greater than \(f_2\).

The gains \(KP, KI\) and \(RA\) can be determined once \(f_1, f_2\) and \(f_3\) are selected. The characteristic equation:

\[s^3LC + s^2CRa + s KP Ra + KI Ra = 0\]

is a cubic equation.

Because ‘s’ is \(-2\pi f_1(\omega_1), -2\pi f_2(\omega_2)\) and \(-2\pi f_3(\omega_3)\), which are the roots of the characteristic equation and should make the equation equal to zero after substituting for ‘s’. The three unknown coefficients \(KP, KI\) and \(RA\) can be obtained by solving the following three equations shown in Equation 71:

**EQUATION 71:**

\[
\begin{align*}
\omega_1^2 CR_a + \omega_1 KP Ra + KI Ra &= -\omega_1^3 LC \\
\omega_2^2 CR_a + \omega_2 KP Ra + KI Ra &= -\omega_2^3 LC \\
\omega_3^2 CR_a + \omega_3 KP Ra + KI Ra &= -\omega_3^3 LC
\end{align*}
\]

These coefficients can be solved by using the matrix method shown in Equation 72 and is made equivalent to \(A \times Y = B\) for simplicity purposes.

**EQUATION 72:**

\[
\begin{bmatrix}
\omega_1^2 & \omega_1 & 1 \\
\omega_2^2 & \omega_2 & 1 \\
\omega_3^2 & \omega_3 & 1
\end{bmatrix} \times \begin{bmatrix}
CR_a \\
KP Ra \\
KI Ra
\end{bmatrix} = \begin{bmatrix}
-\omega_1^3 LC \\
-\omega_2^3 LC \\
-\omega_3^3 LC
\end{bmatrix}
\]

**Finding the Gains**

Substituting the actual design parameters used in the Full-Bridge converter to have the \(KP, KI, RA\) gains.

- Transformer turns ratio = 5:2
- Primary input voltage, \(V_{IN} = 76V\)
- Nominal primary input voltage, \(V_{NOM} = 48V\)
- The maximum primary input current is selected as 9.75A and is reflected to the secondary because the controller exists on the secondary side of the isolation barrier.
- The base value of the current \(INBASE\) is 24.38A and the base value of the voltage \(VN BASE\) is 14.2V. All the voltage and current quantities are referenced with the base values \(INBASE\) and \(VNBASE\).
- Transformer secondary voltage is:
  - \(V_{INS} = \frac{V_{IN}}{\text{turns ratio}} = 30.4V\)
  - Output inductor \(L = 3.4 \times 10^{-6}\) Henry
  - DC resistance of the inductor and tracks is considered as \(DCR = 0.05\) Ohms
  - Output capacitance, \(C = 4576 \times 10^{-6}\) F (4400 µF external to converter)
  - Equivalent series resistance of the capacitor, \(ESR = 0.0012\) Ohms
  - Switching frequency of the converter, \(FSW = 150000\) Hz
  - Control loop frequency \(T_s\) is 1/2 of the \(FSW\) that is:
    \[T_s = \frac{1}{2FSW}\]
  - Integral voltage BW, \(f_3 = -1000 \times 2 \times \pi\)
  - Proportional voltage BW, \(f_2 = -2000 \times 2 \times \pi\)
  - Proportional current loop BW, \(f_1 = -4000 \times 2 \times \pi\)

The characteristic equation is solved using the above three bandwidths.

- \(RA = 0.1495\)
- \(KP = 57.5037\)
- \(KI = 2.0646 \times 10^5\)
Scaling

The gains calculated previously are based on real units (volts, amps, and so on). The dsPIC DSC consists of a fixed point processor and the values in the processor comprise linear relationship with the actual physical quantities they represent.

The gains calculated are in real units, and cannot be directly applied to these scaled values (representation of physical quantities). Therefore, for consistency these gains must be scaled.

The scaling feedback section and the prescalar section provide general concepts of scaling.

The basic idea behind scaling is the quantities that are to be added or subtracted should have the same scale. Scaling does not affect the structure of the control system block diagram. Scaling only affects the software representation of various quantities used in the software.

Scaling Feedback

To properly scale the PID gains, it is imperative to understand the feedback gain calculation. The feedback can be represented in various formats. Fractional format (Q15) is a very convenient representation.

Fractional format allows easy migration of code from one design to another with different ratings where most of the changes that exist only in the coefficients and are defined in the header file.

To use the available 16 bits in the processor, the Q15 format is most convenient as it allows signed operations and full utilization of the available bits (maximum resolution). Other formats can also be used, but resolution is lost in the process. Q15 allows effective use of the fractional multiply MAC and MPY operation of the dsPIC DSC.

The feedback signal (typically voltage or current) is usually from a 10-bit ADC. Based on the potential divider or amplifier in the feedback circuitry, actual voltage and current is scaled.

Typically, the feedback 10-bit value (0-1023) is brought to the ±32767 range by multiplying with 32. This format is also known as Q15 format: Q15(m) where -1 < m < 1 and is defined as (int) (m * 32767).

These formulae will have some error as $2^{15} = 32768$ is required, but due to finite resolution of 15 bits, only ±32767 is used. From a control perspective, for most systems these constraints hardly introduce any significant error. In this format, +32767 corresponds to +3.3V and 0 corresponds to 0V.

Prescaler

As most physical quantities are represented as the Q15 format for easy multiplication with gains, the gains must also be represented in fractional format. If the value of gain $(G \times VN_{BASE}/IN_{BASE})$ is between -1 and +1, it can be easily represented as fractional format.

Multiplication can then be performed using fractional multiply functions such as MAC or using builtin_mul functions and shifting appropriately. For example, $z = (\text{\_builtin\_mulss}(x, y) >> 15)$ results in $z = Q15(fx, fy)$, where all $x$, $y$, and $z$ are in Q15 format (fx and fy are the fractions that are represented by $x$ and $y$).

In many cases, the gain terms are greater than unity. Because 16-bit fixed point is a limitation, a prescalar may be used to bring the gain term within the ± range.

In this application, the voltage loop proportional gain $K_P$ value is higher than one. Therefore, it is normalized using the defined current, voltage base values with the prescalar 32. For simplifying the calculations, the voltage integral gain $(K_I)$ is also scaled with 32, which means if a prescalar is used for the ‘P’ term in a control block, it must also be used for the ‘I’ and ‘D’ term in the control block since all the terms are added together.

To prevent number overflows, the PID output and ‘I’ output must be saturated to ±32767.

The saturation limits for the PID output must be set at 1/32 of the original ±32767 to account for the prescalar. Therefore, saturation limits are set at ±1023. Finally, after saturation, the output must be postscaled by five to bring it to proper scale again.
Gain Scaling

The voltage compensator input is in voltage dimensions and the output is in current dimensions, the voltage loop coefficients dimensions will be in mho (Siemens).

The new value voltage loop proportional gain, KP after normalizing and scaling, will be (KP * VNBASE)/(INBASE * prescalar), which is 1.04.

The new value voltage loop integral gain, Ki after normalizing and scaling, will be Ki * Ts * VNBASE/ (INBASE * prescalar) = 0.0501.

The current compensator input is in current dimensions and the output is in voltage dimensions, the current loop coefficients dimensions will be in ohms.

The new value current loop Integral gain, RA after normalizing, is (RA/VINS) * INBASE = 0.1495.

A few more contributors for the Phase/Duty control, are the voltage decouple and DCR compensation terms. These are discussed below.

Because at steady state (VL = 0), the average output of switching action will be equal to Vo. A contribution of Vo can be applied towards Vx (the desired voltage at primary of the transformer).

Vo information is available in the software, so the voltage decouple term can be easily calculated. This will improve the dynamic performance and make the design of control system easier. PI output performs only small changes to correct for load and line variations and most of the variation in PHASE/DUTY is contributed by Vo.

The voltage decouple term after scaling will be VNBASE/VINS.

The other parameters that need to be addressed are the resistance drops in the traces and magnetic winding resistance drop, which may cause the current loop to function less than ideal. The dimension of gain of the current loop is in ohms. The physical resistance may interfere with the control action. If this resistance is known and measured during the design stage, this resistance drop in the software can be compensated.

The DC resistance compensation term after scaling will be (DCR/VINS) * INBASE.

The input quantity should be in fractional format (this must be ensured in code). Then, the output current quantity will automatically be in the correct fractional quantity. This essentially solves the objective of scaling. The same logic applies to any control block.

By considering the input and output units and scale of each block to be implemented in software, the proper scaled values can be determined.

LOAD SHARING

In the traditional analog controller, regulation of the converter is achieved by a simple PWM controller, and load sharing of the converter is achieved by an additional load sharing controller/equivalent amplifier circuit. Recently, high end systems are calling for logging of converter parameters, which requires a microcontroller to communicate to the external world. Therefore, each converter needs a PWM controller, a load sharing controller, and a microcontroller to meet the desired specifications.

In the recent past, cost of the DSCs has reduced drastically and are highly attractive for use by power supply designers in their applications. Digital controllers are immune to component variations and have the ability to execute sophisticated nonlinear control algorithms, which are not common or unknown in analog controlled power systems.

Apart from closing the control loop digitally, the DSC can perform fault management and communicate with the external applications, which is becoming more and more significant in server applications. Digitally controlled power systems also offer advantages where very high precision, flexibility and intelligence are required.

For the overcurrent protection or short circuit protection of the converters, load current or load equivalent current will be measured and the same will be used for the load sharing between the converters. Therefore, an additional circuitry/additional controller is not required in the case of a digitally controlled power supply compared to its analog counterpart for load sharing. This reduces overall cost as the component count is lower and easier to implement by adding a few lines of code to the stand-alone converter design.

Digital Load Sharing Implementation

Basic operation of the analog and digital load sharing concept is the same; however, implementation is completely different. In the digital implementation, the ADC will sample the continuous signals of output voltage and output current. The sampling frequency of the output voltage and output current signal is user configurable. The PID compensator design calculations are performed in the Interrupt Service Routine (ISR) and are updated based on the control loop frequency.
In the dual load sharing implementation, for additional current, error information is added and this combined data will be given to the PWM module to generate appropriate phase/duty cycle. The PID compensator design will be same as the standalone individual converter. The load sharing compensator depends on the expected dynamic performance and this depends on the bandwidth of the current feedback. The current loop compensator forces the steady state error, ($\delta I_L$) between individual converter currents $I_{L1}$, $I_{L2}$ and average current ($I_{AVE}$) to zero.

Typically, temperature is a criteria for stress on the components and the junction temperature bandwidth is around 5 ms (about 30 Hz). Therefore, it is sufficient to use ~500 Hz bandwidth current data and the current share loop can have a bandwidth of ~100 Hz. Here, the DSC allows output voltage regulation by designing the voltage/current loop compensator and load current sharing by load current loop compensator design. Effectively, both the output voltage regulation and the load sharing will be done with the single controller and this results in fewer components, less complexity and increased reliability. Poor noise immunity is a disadvantage of this design.

The load sharing loop proportional gain, $IK_P$, will be $2\pi f_L = 0.0021$

The load sharing loop integral gain, $IK_I$, will be $2\pi f_5$ $IK_I = 0.3356$, where $f_5$ (25 Hz) is the zero of the PI.

The new voltage loop proportional gain value, $IK_P$ after normalizing and scaling is:

$$IK_P * \frac{IN_{BASE}}{VN_{BASE}} * \text{prescaler}^2 * 1.25 = 0.0734$$

The new voltage loop proportional gain value, $IK_I$ after normalizing and scaling is:

$$IK_I * \frac{IN_{BASE}}{VN_{BASE}} * \text{prescaler}^2 * T_{LOADSHARE} = 0.0092$$

In this application, the load sharing sampling time ($T_{LOADSHARE}$) is selected as 1 kHz.

**FIGURE 27: SINGLE WIRE LOAD SHARE COMPENSATOR DESIGN BLOCK DIAGRAM**
MATLAB MODELING

The .m file is used to generate the coefficients that are used in the MATLAB model (.mdl). This file also generates the scaled values to be used in the software. The generated values are in fractional format. In software, the coefficients must be represented as Q15(x), where ‘x’ is a fractional value.

For more detailed calculations, refer to the MATLAB (.m) file in the FB_MATLAB file. For the MATLAB Simulink block diagram, refer to the MATLAB (.mdl) file.

The generated values are in fractional format. In software, the coefficients must be represented as Q15(x), where ‘x’ is a fractional value.

For more detailed calculations, refer to the MATLAB (.m) file in the FB_MATLAB file. For the MATLAB Simulink block diagram, refer to the MATLAB (.mdl) file.

The following Bode plots (Figure 29 through Figure 31) are generated from the MATLAB (.m) file. Each plot is used to describe the behavior of the system.

The disturbance rejection plot is defined as: I(s)/Vo(s). The transfer function Io(s)/Vo(s) (with Vo*(s) = 0) is called as dynamic stiffness or disturbance rejection. This plot explains us for a unit amplitude distortion in Vo, the amount of load needed as a function of frequency. The system needs to be as robust as possible so that the output does not change under load.

The higher this absolute figure of merit, the stiffer (better) the power supply output will be. The minimum is 35 db in this application, which will correlate to 56A (20logI = 35 dB) at approximately 1300 Hz of load producing 1.0V ripple on the output voltage.

FIGURE 28: MATLAB® DIGITAL IMPLEMENTATION FOR THE FULL-BRIDGE CONVERTER
(FROM MATLAB FILE)
FIGURE 29: DISTURBANCE REJECTION PLOT
The loop gain voltage plot illustrated in Figure 30 is used to calculate the phase and gain margin. In the plot, the phase margin (difference between 180º and the phase angle where the gain curve crosses 0 db) is 50º. To prevent the system from being conditionally unstable, it is imperative that the gain plot drops below 0 db when the phase reaches 180º.

The blue curve is for the analog implementation and the green curve is for the digital implementation. It is generally recommended to have a phase margin of at least 40º to allow for parameter variations. The gain margin is the difference between gain curve at 0 db and where the phase curve hits 180º. The gain margin (where the green line on the phase plot reaches 180º) is -20 db.

FIGURE 30: LOOP GAIN PLOT
Figure 31 illustrates the closed loop Bode plot. The point where the gain crosses -3 db or -45° in phase is usually denoted as the bandwidth. In this system, the bandwidth of the voltage loop is approximately 2700 Hz (17000 rad/s), which is closely matched by the Bode plot.

FIGURE 31: CLOSED LOOP PLOT
SOFTWARE IMPLEMENTATION

The Quarter Brick DC/DC Converter is controlled using the dsPIC33FJ16GS502 device. This device controls the power flow in the converter, fault protection, soft start, remote ON/OFF functionality, external communication, adaptive control for the synchronous MOSFETs and single wire load sharing.

Description of Software Functional Blocks

The source files and header files describe the functions used in the software.

Source Files

Init_FB.c
Functions present in this file are:

init_FBDrive ()
Configure the primary MOSFET’s PWM module.

init_SYNCRECTDrive ()
Configure the synchronous MOSFET’s PWM module.

init_ADC ()
Configure the ADC module.

initRemoteON_OFF ()
Configure the System state for remote ON/OFF functionality.

init_Timer1 ()
Configure Timer1.

Variables_FB.c
Declarations and Initialization of all the global variables.

Compensator_FB.c

DigitalCompensator (void)
Function to execute the voltage PI compensator and current P compensator.

LoadshareCompensator (void)
Function to execute the load share PI compensator.

delay.s
_Delay to get ms delay.
_Delay_Us to get µs delay.
Header Files

**Define_FB.h**

This file has all the global function prototype definitions and global parameter definitions. This is the file where all the modifications must be done based on the requirements of hardware components, power level, control loop bandwidth and other parameters. They are given below for reference.

**Variables_FB.h**

Supporting file for **Variables_CMC.c** and contains all the external global definitions.

FIGURE 32: SOFTWARE FLOW CONTROL CMC WITH LOAD SHARING
Digital Nonlinear Implementations

DSCs allow implementing customized configurations to gain performance improvements of the SMPS.

Adaptive Control to Improve the Efficiency

Achieving ultra-high efficiency specifications in power supply designs require unique configuration of the PWM. This can be achieved by using external hardware or with software in digital controllers. In the Full-Bridge converter, the software is designed to get the efficiency benefit at higher specified input voltages.

Most of the DC/DC converters (part of the AC/DC converter/Brick DC/DC converter) are designed using the isolation transformer for user safety and is also imposed by regulatory bodies. These power supplies are designed in the primary with push-pull, half-bridge, full-bridge and PSFB, and in the secondary with synchronous MOSFET configurations to gain high efficiency.

To avoid cross conduction, there will be a defined dead band and during this period neither of the synchronous MOSFETs conduct, therefore, the current will take the path of the MOSFET body diode. These MOSFET body diodes have high forward drop compared to the \( \text{R}_{\text{DS(ON)}} \) of the MOSFET, that is, \( (V_F \times I) >> I_{\text{rms}}^2 \times \text{R}_{\text{DS(ON)}} \). Therefore, the losses are higher and the efficiency is less.

These problems can be overcome by unique configuration of the PWM gate drive of the synchronous MOSFETs.

Losses occurring during zero state of the primary side of the transformer can be avoided by overlapping the PWM gate drive of the synchronous MOSFETs. This method solves the problems that cause losses during the zero states of the transformer.

- In the case of the center tapped transformer secondary configuration, instead of one synchronous MOSFET and one coil of the center tapped transformer, two synchronous MOSFETs and two transformer coils conduct simultaneously. Therefore, the secondary current will have only half the effective resistance, and the losses are reduced by half compared to when only one synchronous MOSFET is ON.

- In the conventional switching methodology, intentional dead time is introduced between the two synchronous MOSFETs and typically this may be 10% of switching period based on the designs. During this dead time, the high secondary current flows through the high forward drop body MOSFET and cause losses. By configuring the overlap of the PWM gate drive of the synchronous MOSFET, the high secondary currents flow through the channel of the MOSFET. In this instance there will be only \( \text{R}_{\text{DS(ON)}} \) losses that are very less compared to the losses incurred by the MOSFET body diodes in the dead time.
FIGURE 33: FULL-BRIDGE CONVERTER WITH CONVENTIONAL SYNCHRONOUS MOSFET GATE DRIVES

Note: In Zero States Q5, Q6 MOSFETs freewheeling body diodes will be conducting. The forward drop of body diode will be much higher than the MOSFET $R_{DS(ON)}$. 
FIGURE 34: FULL-BRIDGE CONVERTER WITH OVERLAP OF SYNCHRONOUS MOSFET GATE DRIVES

Intentional dead time between primary and secondary
Zero States
Overcurrent Protection Implementation

A current transformer is located in the primary side of the converter and the output of the current transformer also varies with the line conditions. To have the specific current limit across the line voltages, the compensator final output is averaged over a period of 10 ms. The compensator final output provides the line voltage variation data. This data is used as a modifier to change the current limit setting.

PRINTED CIRCUIT BOARD (PCB)

In the Quarter Brick DC/DC Converter design, an 18-layer PCB is used to achieve the standard quarter brick dimensions. The PCB tracks routing is a challenging task in the 18 layer Quarter Brick design. The PCB layers are described in Table 8.

<table>
<thead>
<tr>
<th>PCB Layer</th>
<th>PCB Layer Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Top layer traces, magnetic winding and component assembly.</td>
</tr>
<tr>
<td>2</td>
<td>Analog GND, magnetics and primary, and secondary side Cu pours.</td>
</tr>
<tr>
<td>3</td>
<td>Analog GND, +3.3V, magnetics and primary, and secondary side Cu pours.</td>
</tr>
<tr>
<td>4</td>
<td>Analog GND, gate drive traces, magnetics and primary, and secondary side Cu pours.</td>
</tr>
<tr>
<td>5</td>
<td>Analog GND, magnetics and primary, and secondary side Cu pours.</td>
</tr>
<tr>
<td>6</td>
<td>Analog GND, DIG GND, magnetics and primary, and secondary side Cu pours.</td>
</tr>
<tr>
<td>7</td>
<td>Analog GND, DIG GND, gate drive traces, magnetics and primary, and secondary side Cu pours.</td>
</tr>
<tr>
<td>8</td>
<td>Analog GND, DIG GND, magnetics and primary, and secondary side Cu pours.</td>
</tr>
<tr>
<td>9</td>
<td>Analog GND, DIG GND, gate drive traces, magnetics and primary, and secondary side Cu pours.</td>
</tr>
<tr>
<td>10</td>
<td>Analog GND, DIG GND, magnetics and primary, and secondary side Cu pours.</td>
</tr>
<tr>
<td>11</td>
<td>Analog GND, DIG GND, gate drive traces, magnetics and primary, and secondary side Cu pours.</td>
</tr>
<tr>
<td>12</td>
<td>Analog GND, DIG GND, gate drive traces, magnetics and primary, and secondary side Cu pours.</td>
</tr>
<tr>
<td>13</td>
<td>Analog GND, DIG GND, gate drive traces, magnetics and primary, and secondary side Cu pours.</td>
</tr>
<tr>
<td>14</td>
<td>Analog GND, DIG GND, gate drive traces, magnetics and primary, and secondary side Cu pours.</td>
</tr>
<tr>
<td>15</td>
<td>Analog GND, DIG GND, magnetics and primary, and secondary side Cu pours.</td>
</tr>
<tr>
<td>16</td>
<td>Digital GND and signal traces, magnetics and primary, and secondary side Cu pours.</td>
</tr>
<tr>
<td>17</td>
<td>Bottom layer traces, magnetic winding and component assembly.</td>
</tr>
</tbody>
</table>
LABORATORY TEST RESULTS AND CIRCUIT SCHEMATICSThe Laboratory test results provide an overview of the Quarter Brick Full-Bridge electrical specifications as well as the scope plots from initial test results. The test results are illustrated in Figure 35 to Figure 66.

FIGURE 35: OUTPUT VOLTAGE RIPPLE: 8.5A AT 75V

FIGURE 36: OUTPUT VOLTAGE RIPPLE: 17A AT 75V
FIGURE 37: OUTPUT VOLTAGE RIPPLE: 0A AT 75V

FIGURE 38: OUTPUT VOLTAGE RIPPLE: 8.5A AT 48V
FIGURE 39: OUTPUT VOLTAGE RIPPLE: 17A AT 48V

FIGURE 40: OUTPUT VOLTAGE RIPPLE: 0A AT 75V
FIGURE 41: OUTPUT VOLTAGE RIPPLE: 8.5A AT 36V

FIGURE 42: OUTPUT VOLTAGE RIPPLE: 17A AT 36V
FIGURE 43: OUTPUT VOLTAGE TRANSIENT: 4.25A, 12.75A AT 48V

FIGURE 44: OUTPUT VOLTAGE TRANSIENT: 4.25A, 12.75A AT 75V
FIGURE 45: OUTPUT VOLTAGE TRANSIENT: 4.25A, 12.75A AT 36V

FIGURE 46: START-UP TIME: 8.5A AT 53V
FIGURE 47: OUTPUT VOLTAGE RAMP UP TIME: 17A AT 53V

FIGURE 48: OUTPUT VOLTAGE RIPPLE: 8.5A AT 53V
FIGURE 49: OUTPUT VOLTAGE OVERSHOOT: 8.5A AT 53V

FIGURE 50: REMOTE ON/OFF, OUTPUT VOLTAGE RISE TIME: 17A AT 53V
FIGURE 51: REMOTE ON/OFF, OUTPUT VOLTAGE FALL TIME: 17A AT 53V

FIGURE 52: REMOTE ON/OFF, OUTPUT VOLTAGE FALL TIME: 0A AT 53V
FIGURE 53: PRIMARY TX AND SYNCHRONOUS FET GATE WAVEFORMS: 48V/8.5A

FIGURE 54: PRIMARY TX AND SYNCHRONOUS FET GATE WAVEFORMS: 48V/17A
FIGURE 55: PRIMARY TX AND SYNCHRONOUS FET GATE WAVEFORMS: 48V/0A

FIGURE 56: PRIMARY TX AND SYNCHRONOUS FET GATE WAVEFORMS: 76V/8.5A
FIGURE 57: PRIMARY TX AND SYNCHRONOUS FET GATE WAVEFORMS: 76V/17A

FIGURE 58: PRIMARY TX AND SYNCHRONOUS FET GATE WAVEFORMS: 76V/0A
FIGURE 59: PRIMARY TX AND SYNCHRONOUS FET GATE WAVEFORMS: 36V/8.5A

FIGURE 60: PRIMARY TX AND SYNCHRONOUS FET GATE WAVEFORMS: 36V/17A
FIGURE 61: PRIMARY TX AND SYNCHRONOUS FET GATE WAVEFORMS: 36V/0A

FIGURE 62: SYNCHRONOUS MOSFET GATE AND DRAIN WAVEFORM: 48V/17A
FIGURE 63: SYNCHRONOUS MOSFET GATE AND DRAIN WAVEFORM: 76V/17A
Phase Margin: 61.43°
Gain Margin: -7.53 dB
Crossover frequency: 2.17 kHz
FIGURE 65: LOOP GAIN PLOT: 48V AND 12V/9A

Phase Margin: 59.80°
Gain Margin: -6.508 dB
Crossover frequency: 2.67 kHz
FIGURE 66: LOOP GAIN PLOT: 76V AND 12V/9A

<table>
<thead>
<tr>
<th>Data</th>
<th>3.57 kHz</th>
<th>6.12 kHz</th>
<th>2.65 kHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>Phase Margin</td>
<td>53.08°</td>
<td>43.9°</td>
<td>43.9°</td>
</tr>
<tr>
<td>Gain Margin</td>
<td>-3.60 dB</td>
<td>-3.60 dB</td>
<td>-3.60 dB</td>
</tr>
<tr>
<td>Vout Source</td>
<td>120.8 V</td>
<td>86.6 V</td>
<td>28.4 V</td>
</tr>
</tbody>
</table>

Phase Margin: 53.08°
Gain Margin:-3.60 dB
Crossover frequency: 3.57 kHz
CONCLUSION

This application note presents the design of a Full-Bridge Quarter Brick DC/DC Converter through the average current mode control using a Microchip dsPIC “GS” series Digital Signal Controller (DSC). Various nonlinear techniques implemented in this design explore the benefits of DSCs in Switched Mode Power Converter applications.

Microchip has various resources to assist you in developing this integrated application. For more details on the Full-Bridge Quarter Brick DC/DC Converter Reference Design using a dsPIC DSC, please contact your local Microchip sales office.

REFERENCES

The following resources are available from Microchip Technology Inc., and describe the use of dsPIC DSC devices for power conversion applications:

- “dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 Data Sheet” (DS70318)

In addition, the following resource was used in the development of this application note:

APPENDIX A: SOURCE CODE

Software License Agreement

The software supplied herewith by Microchip Technology Incorporated (the “Company”) is intended and supplied to you, the Company's customer, for use solely and exclusively with products manufactured by the Company.

The software is owned by the Company and/or its supplier, and is protected under applicable copyright laws. All rights are reserved. Any use in violation of the foregoing restrictions may subject the user to criminal sanctions under applicable laws, as well as to civil liability for the breach of the terms and conditions of this license.

THIS SOFTWARE IS PROVIDED IN AN “AS IS” CONDITION. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

All of the software covered in this application note is available as a single WinZip archive file. This archive can be downloaded from the Microchip corporate Web site at:

www.microchip.com
APPENDIX B: FULL-BRIDGE QUARTER BRICK DC/DC CONVERTER BOARD LAYOUT AND SCHEMATICS

FIGURE B-1: Full-Bridge Quarter Brick DC/DC Converter Board Layout (Bottom View)

Note: This view lists a few key components. Refer to the Bottom Silk drawing in Figure B-2, which lists all board components.
FIGURE B-2: FB Quarter Brick DC/DC Converter Board Layout (Bottom Silk)
FIGURE B-3: FB Quarter Brick DC/DC Converter Board Layout (Top View)

Note: This view lists a few key components. Refer to the Top Silk drawing in Figure B-4, which lists all board components.
FIGURE B-4: FB Quarter Brick DC/DC Converter Board Layout (Top Silk)
FIGURE B-5: FB Quarter Brick DC/DC Converter Board Dimensions
FIGURE B-6: FB Quarter Brick DC/DC Converter Schematic (Sheet 1 of 4)

SECY side Components. Require 2250Vdc Isolation.

SECY side Components. Require 2250Vdc Isolation.
FIGURE B-7: FB Quarter Brick DC/DC Converter Schematic (Sheet 2 of 4)
FIGURE B-8: FB Quarter Brick DC/DC Converter Schematic (Sheet 3 of 4)
FIGURE B-9: FB Quarter Brick DC/DC Converter Schematic (Sheet 4 of 4)
### TABLE B-1: FB Quarter Brick DC/DC Converter Pin Out Details

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Pin Designation</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VIN+</td>
<td>Input Voltage Plus</td>
</tr>
<tr>
<td>2</td>
<td>Remote ON/OFF</td>
<td>Remote ON/OFF</td>
</tr>
<tr>
<td>3</td>
<td>VIN-</td>
<td>Input Voltage Minus</td>
</tr>
<tr>
<td>4</td>
<td>V0-</td>
<td>Output Voltage Minus</td>
</tr>
<tr>
<td>5</td>
<td>V0+</td>
<td>Output Voltage Plus</td>
</tr>
<tr>
<td>J4-6</td>
<td>Remote+</td>
<td>Remote Sense Plus</td>
</tr>
<tr>
<td>J4-7</td>
<td>Remote-</td>
<td>Remote Sense Minus</td>
</tr>
<tr>
<td>J4-8</td>
<td>Load Share</td>
<td>Single Wire Load Share</td>
</tr>
<tr>
<td>J4-9</td>
<td>NC</td>
<td>Not Connected</td>
</tr>
<tr>
<td>J4-10</td>
<td>COM 4</td>
<td>Serial Clock Input/Output</td>
</tr>
<tr>
<td>J4-11</td>
<td>COM 3</td>
<td>Serial Data Input/Output</td>
</tr>
<tr>
<td>J4-12</td>
<td>EXTSYNCI 1</td>
<td>External Synchronization Signal</td>
</tr>
<tr>
<td>J4-13</td>
<td>DIG_GND</td>
<td>Digital Ground</td>
</tr>
<tr>
<td>J4-14</td>
<td>COM 1</td>
<td>PORTB - 8</td>
</tr>
<tr>
<td>J4-15</td>
<td>COM 2</td>
<td>PORTB - 15</td>
</tr>
<tr>
<td>J1-1</td>
<td>MCLR</td>
<td>Master Clear</td>
</tr>
<tr>
<td>J1-2</td>
<td>+3.3V</td>
<td>Supply</td>
</tr>
<tr>
<td>J1-3</td>
<td>DIG_GND</td>
<td>Digital Ground</td>
</tr>
<tr>
<td>J1-4</td>
<td>PGD2</td>
<td>Data I/O Pin for Programming/Debugging</td>
</tr>
<tr>
<td>J1-5</td>
<td>PGC2</td>
<td>Clock Input Pin for Programming/Debugging</td>
</tr>
</tbody>
</table>
FIGURE C-2: BASE BOARD LAYOUT (TOP VIEW)
C.1 Efficiency Improvement Proposals

The following proposals can be implemented to improve the efficiency of the converter.

1. Improving the rise and fall times of the MOSFETs.
2. Investigating the feasibility of using a single gate drive transformer in the Full-Bridge reference design.
3. Investigating the feasibility of using high-side and low-side drivers.
4. Using 3+3 synchronous MOSFETs in the secondary rectifications.
5. Investigating the feasibility of using fractional turns in the main transformer.

In the present design, some of the layers were made using 2 oz. copper. As an improvement, these layers could be made using 4 oz. copper.
APPENDIX D: FULL-BRIDGE QUARTER BRICK DC/DC REFERENCE DESIGN DEMONSTRATION

This appendix guides the user through the evaluation process to test the Quarter Brick DC/DC Converter.

The Full-Bridge Quarter Brick DC/DC Converter Reference Design is a 200W output isolated converter with 36V-76V DC input and produces 12V DC output voltage.

D.1 Tests Performed on the Quarter Brick DC/DC Converter

- Input characteristics
  - Input undervoltage/overvoltage
  - No load power
  - Input power when remote ON/OFF is active
- Output characteristics
  - Line regulation
  - Load regulation
  - Output voltage ramp-up time
  - Start-up time
  - Remote ON/OFF start-up time
  - Remote ON/OFF shutdown fall time
  - Output overcurrent threshold
  - Output voltage ripple and noise
  - Load transient response
- Efficiency of the converter

D.2 Test Equipment Required

- DC source 30 Vdc-100 Vdc @ 8A (programmable DC power supply, 62012P-600-8 from Chroma or equivalent)
- DC electronic load (DC electronic load 6314/63103 from Chroma or equivalent)
- Digital multimeters (six and one-half digit multimeter, 34401A from Agilent or equivalent)
- Oscilloscope (mixed-signal oscilloscope, MS07054A from Agilent or equivalent)
- Differential probe (high-voltage differential probe, P5200 from Tektronix or equivalent)

D.3 Test Setup Description

The Quarter Brick DC/DC Converter is assembled on the base board for evaluation purposes. The location of the Quarter Brick DC/DC Converter and its associated components used for testing are illustrated in Figure D-1.
FIGURE D-1: QUARTER BRICK DC/DC CONVERTER CONNECTED TO THE BASE BOARD IN THE REFERENCE DESIGN ENCLOSURE

FIGURE D-2: FRONT VIEW OF THE QUARTER BRICK DC/DC CONVERTER REFERENCE DESIGN

Note: The check mark on the front of the enclosure identifies the reference design model.
FB = Full-Bridge Quarter Brick DC/DC Converter (to be discussed in a future application note)
PSFB = Phase-Shifted Full-Bridge DC/DC Converter
Use the following procedure to connect the DC load and source.

1. Connect the DC source +ve terminal and -ve terminals to the + and – input terminals (INPUT 36-76V) of the connector, as illustrated in Figure D-3.

FIGURE D-3: LEFT SIDE VIEW OF THE QUARTER BRICK DC/DC CONVERTER REFERENCE DESIGN

Note: The PROGRAM/DEBUG socket is used to program the converter with software.

2. Connect the DC load +ve terminal and -ve terminals to the + and – output terminals (OUTPUT 12V) of the converter, as illustrated in Figure D-4.

FIGURE D-4: RIGHT SIDE VIEW OF THE QUARTER BRICK DC/DC CONVERTER REFERENCE DESIGN
Use the following procedure to prepare the reference design for testing.

1. Connect the DMM +ve terminal and –ve terminals to the +ve and –ve terminals of the input current measurement resistor, as illustrated in Figure D-5. The current measurement resistor used to measure the input current is 10 mE. For example, if the measured voltage across the resistor is 60 mV, the input current will be 6A.

FIGURE D-5: INPUT CURRENT MEASUREMENT

2. Connect the DMM +ve terminal and –ve terminals to the +ve and –ve terminals of the output current measurement resistor, as illustrated in Figure D-6. The current measurement resistor used to measure the output current is 5 mE. For example, if the measured voltage across the resistor is 85 mV, then the output current will be 17A.

FIGURE D-6: OUTPUT CURRENT MEASUREMENT
3. Connect the DMM for input voltage measurement, as illustrated in Figure D-7.

FIGURE D-7: INPUT VOLTAGE MEASUREMENT

4. Connect the DMM for output voltage measurement, as illustrated in Figure D-8.

FIGURE D-8: OUTPUT VOLTAGE MEASUREMENT
5. Connect the oscilloscope probe for output voltage (in DC coupling) and ripple and noise (in AC coupling) measurement, as illustrated in Figure D-9.

**FIGURE D-9: OUTPUT VOLTAGE MEASUREMENT**

6. Connect the oscilloscope probe for remote ON/OFF testing, as illustrated in Figure D-10.

**FIGURE D-10: CONNECTING THE OSCILLOSCOPE PROBE FOR REMOTE ON/OFF TESTING**

**Note:** Differential probe must be used to monitor the remote ON/OFF signal.
7. Connect the oscilloscope probe for start-up time, as illustrated in the Figure D-11.

FIGURE D-11: CONNECTING THE OSCILLOSCOPE PROBE FOR START-UP TIME

Note: Differential probe must be used to monitor the input voltage.

Instructions to connect two quarter brick converters for parallel operation

1. For N+1 system operations connect COMM2-3 (load share) of converter 1 to converter2 COMM2-3 (load share).
2. Connect a common DC source to the Converter1 and Converter2 input terminals as illustrated in Figure D-3.
3. Connect a Common DC electronic load to the Converter1 and Converter2 output terminal as illustrated in Figure D-4.
D.4 Forced Air Cooling

The Quarter Brick DC/DC Converter is designed to work with forced air cooling, which is provided by the fans illustrated in Figure D-2. Ensure that the fans are circulating air into the enclosure after providing the DC input supply at the + and – input terminals (INPUT 36-76V) of the connector, as illustrated in Figure D-3.

D.5 Powering Up the Quarter Brick DC/DC Converter

Before powering up the converter, ensure that polarity of the input source and DC load are connected as per the guidelines described in the section “Test Setup Description”.

Use the following procedure to power up the reference design.

1. Turn the DC source ON and measure the input voltage with DMM, as illustrated in Figure D-7. This voltage should be in the range of 36 Vdc - 76 Vdc. Check to see that the fans are circulating air into the enclosure.

2. Ensure that the connected DC load is in the range of 0A-17A. The output load current measurement resistor provides a value in the range of 0 mV-85 mV when measuring with DMM, as illustrated in Figure D-6.

3. Ensure that the output voltage read by DMM (see Figure D-8) is in the range of 11.88 Vdc to 12.12 Vdc.

D.6 Test Procedure

The following two sections provide detailed procedures for each test.

D.6.1 INPUT CHARACTERISTICS

1. Input undervoltage/overvoltage.

   The Quarter Brick DC/DC Converter is rated to operate with regulation between the input voltage ranges 36 Vdc-76 Vdc. The converter features input undervoltage and overvoltage protection. This feature will not allow the converter to start-up unless the input voltage exceeds the turn-on voltage threshold and shuts down the converter when the input voltage exceeds the overvoltage threshold.

   a) Set the DC load at 8.5A and increment the input voltage from 33 Vdc (read the input voltage with DMM illustrated in Figure D-7) to the voltage where output voltage is in the regulation range of 11.88 Vdc to 12.12 Vdc. Read the output voltage with DMM illustrated in Figure D-8.

   b) Start decrementing the input voltage and observe at what input voltage the converter shuts OFF. This input voltage point will be the input undervoltage threshold.

   c) Start incrementing the voltage from 76 Vdc input and observe at what input voltage converter shuts OFF. This input voltage point will be the input overvoltage threshold.

Typically, the unit may enter into the regulation range at around 35 Vdc, undervoltage lockout at approximately 33.5 Vdc, and overvoltage lockout at approximately 81 Vdc.

2. No load power.

   a) Set the input voltage at 53 Vdc and disconnect or turn OFF the load from the converter and record the input power. This value will be the product of input voltage and input current measured using the DMM illustrated in Figure D-5 and Figure D-7.

3. Input power when remote ON/OFF is active.

   Remote ON/OFF will be used to turn OFF the converter by applying a 3.3 Vdc signal on the pin illustrated in Figure D-10. A high signal (3.3 Vdc) will turn OFF the converter and there is no output. When a high signal is sensed by the dsPIC DSC, all of the PWM generators are shutdown. When the dsPIC DSC detects a low remote ON/OFF signal, the converter will be turned ON.

   a) Turn ON the converter with 53 Vdc input at 8.5A output load. Connect an oscilloscope voltage probe to measure the output voltage and a differential voltage probe to measure the external 3.3 Vdc supply, as illustrated in Figure D-10.

   b) Turn ON the external 3.3 Vdc supply and the system will shut down (there will be no voltage at the output of the converter). Record the input voltage and input current to calculate the input power.
D.6.2 OUTPUT CHARACTERISTICS

1. Line regulation.
Change the input DC voltage from 36 Vdc to 76 Vdc to the converter and record the output voltage. The output voltage deviation should be in the range of 11.88 Vdc to 12.12 Vdc.

2. Load regulation.
Change the output load from 0A to 17A at various input voltages in the range of 36 Vdc to 76 Vdc and record the output voltage variations. The output voltage deviation should be in the range of 11.88 Vdc to 12.12 Vdc.

3. Output voltage ramp-up time.
Turn ON the converter with the specified input voltage in the range of 36 VDC to 76 VDC and observe the DC output voltage raise time. Ramp-up time is the time taken to reach output voltage from 10% to 90% of the rated output voltage. Ramp-up time can be measured by connecting the oscilloscope voltage probe, as illustrated in Figure D-9.

4. Start-up time.
This is the time when the input voltage applied to the converter (in the range of 36 Vdc-76 Vdc) when the output voltage reaches 90% of the rated 12V output voltage. Connect the voltage differential probe at the input voltage terminals and the voltage probe at the output to the oscilloscope, as illustrated in Figure D-9.

5. Remote ON/OFF start-up time.
Remote ON/OFF will be used to disable/enable the converter by applying or removing a 3.3 Vdc signal on the Remote ON/OFF pin, as illustrated in Figure D-10. Applying 3.3 Vdc on the remote ON/OFF pin turns the converter OFF. Remote ON/OFF start-up time is the time duration from when the remote ON/OFF is disabled, to when the output voltage rises to 90% of the rated output voltage.

6. Remote ON/OFF shut down fall time.
Removing the 3.3 Vdc signal on the remote ON/OFF pin, turns the converter ON. The remote ON/OFF fall time is the time duration from when the remote ON/OFF signal is enabled, to when the output voltage falls to 10% of the rated output voltage.

7. Output overcurrent threshold.
The output overcurrent limit will protect the unit from excessive loading than the rated load current. Increment the output load beyond the rated 17A, the converter enters into Hiccup mode for a few milliseconds. If overcurrent persists, the converter enters into Latch mode. Set the input voltage at various points in the specified range 36 Vdc to 76 Vdc and increment the load at the output insteps. To monitor the output voltage, connect the voltage probe, as illustrated in Figure D-9.

8. Load transient response.
Observe the variation on the DC output voltage while step changing the output load from 25% to the 75% of the rated output load 17A. The parameters to be measured are peak-to-peak output voltage variation and load transient recovery time. Configure the oscilloscope in AC couple mode and connect the oscilloscope output voltage probe as illustrated in Figure D-9 to measure the peak-to-peak output voltage variation and load transient recovery time.

Measure the AC component on the output voltage of the converter by connecting the oscilloscope output voltage probe, as illustrated in Figure D-9. Read the output voltage by configuring the oscilloscope in the AC couple mode. The output ripple is measured in terms of peak-to-peak voltage.

D.7 Efficiency of the Quarter Brick DC/DC Converter

Efficiency is the ratio of output power to the input power:

\[
\text{Efficiency (\%)} = \frac{\text{Output Power}}{\text{Input Power}} \times 100
\]

\[
= \frac{[\text{Output voltage} \times \text{Output current}]}{[\text{Input Voltage} \times \text{Input Current}]} \times 100
\]

Use the following procedure to measure the efficiency of the converter.

1. Connect the DMM +ve terminal and –ve terminals to the +ve and –ve of the input current measurement resistor, as illustrated in Figure D-5.

2. Connect the DMM +ve terminal and –ve terminals to the +ve and –ve of the output current measurement resistor, as illustrated in Figure D-6.

3. Connect the DMM for input voltage measurement, as illustrated in Figure D-7.

4. Connect the DMM for output voltage measurement, as illustrated in Figure D-8.
D.8 COMM 1 and COMM 2 Connectivity

The COMM 1 and COMM 2 signal connectors, pin termination, and functionality are described in Table D-1. The pin sequence is illustrated in Figure D-12.

### TABLE D-1: PIN, PERIPHERAL AND FUNCTIONALITY TABLE

<table>
<thead>
<tr>
<th>Pin</th>
<th>Peripheral</th>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>COMM 1 - 1</td>
<td>RB8</td>
<td>Remappable I/O.</td>
</tr>
<tr>
<td>COMM 1 - 2</td>
<td>—</td>
<td>No connect.</td>
</tr>
<tr>
<td>COMM 1 - 3</td>
<td>Vss</td>
<td>DIG_GND</td>
</tr>
<tr>
<td>COMM 1 - 4</td>
<td>SDA1</td>
<td>Synchronous serial data input/output for I2C1.</td>
</tr>
<tr>
<td>COMM 1 - 5</td>
<td>SCL1</td>
<td>Synchronous serial clock input/output for I2C1.</td>
</tr>
<tr>
<td>COMM 1 - 6</td>
<td>RB15</td>
<td>Remappable I/O.</td>
</tr>
<tr>
<td>COMM 2 - 1</td>
<td>—</td>
<td>Remote Sense -ve.</td>
</tr>
<tr>
<td>COMM 2 - 2</td>
<td>—</td>
<td>Remote Sense +ve.</td>
</tr>
<tr>
<td>COMM 2 - 3</td>
<td>AN2</td>
<td>Load share.</td>
</tr>
<tr>
<td>COMM 2 - 4</td>
<td>RP2/SYNCI1</td>
<td>External synchronization signal to PWM master time base.</td>
</tr>
</tbody>
</table>

### FIGURE D-12: COMM 1 AND COMM 2 SIGNAL CONNECTORS

Note 1: For N+1 system operations connect COMM2-3 (load share) of Converter 1 to Converter2 COMM2-3(load share).

2: Connect a common DC source to the Converter1 and Converter2 input terminals as illustrated in Figure D-3.

3: Connect a Common DC electronic load to the Converter1 and Converter2 output terminal as illustrated in Figure D-4.
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks
The Microchip name and logo, the Microchip logo, dsPIC, KEELOG, KEELOG logo, MPLAB, PIC, PICmicro, PICSTART, PIC16F logo, rPIC and Uni/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.
Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICKit, PICtail, REAL ICE, rL,AB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTTP is a service mark of Microchip Technology Incorporated in the U.S.A.
All other trademarks mentioned herein are property of their respective companies.
© 2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.
Printed on recycled paper.

ISBN: 978-1-60932-823-8

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOG code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.