INTRODUCTION
Engineers that use op amps in their circuits; especially those new to analog or op amp circuit design. Also intended for engineers that want to understand op amp DC specifications.

Description
This application note covers the essential background information and design theory needed to design a precision DC circuit using op amps. Topics include:
• Op Amp DC Specifications
• Circuit Analysis
• Circuit Optimization
• Advanced Topics
• References

This application note is limited to voltage feedback (traditional) op amps. Those interested in current feedback op amps will benefit from the information here; the DC specifications and op amp DC model have many similarities.

For those that are interested, a simple circuit for measuring input offset voltage has been included in Appendix A: “Input Offset Measurement Circuit”.

DC SPECIFICATIONS
There are a small number of DC specifications that describe errors at the input of an op amp. This section organizes these specifications into those related to the input offset and the others related to input bias currents.

Ideal Op Amp
Figure 1 shows the ideal, DC model for op amps (the external circuitry is not shown). All error sources are ignored and the open-loop gain \( A_{OL} \) is infinite. The output voltage is related to the input voltages as shown in Equation 1.

\[
V_{OUT} = A_{OL}(V_N - V_I)
\]

When negative feedback is applied, the ideal op amp’s infinite gain forces \( V_N \) and \( V_I \) to be exactly equal; this is the virtual short that some authors talk about. [1, 2]

When positive feedback is applied (e.g., when used as a comparator), \( V_{OUT} \) swings as far negative or positive as it can (to the rails), depending on the sign of the difference \( (V_N - V_I) \).

Op Amp Model with DC Errors
Figure 2 shows a physically based, DC model for op amps. \( V_{PLUS} \) and \( V_{MINUS} \) are the external input voltages, while \( V_N \) and \( V_I \) are the internal input voltages. \( V_{OST} \) represents the total input offset voltage error. The non-inverting bias current \( (I_{BN}) \) and inverting bias current \( (I_B) \) represent the physical currents seen at each of the two input pins. \( A_{OL} \) is the finite DC open-loop gain.
**Input Offset Related Specifications**

A positive \( V_{OST} \) creates a positive shift in the output voltage (\( V_{OUT} \)). The DC voltages are:

\[
\begin{align*}
V_{N} &= V_{PLUS} + V_{OST} \\
V_{I} &= V_{MINUS} \\
V_{OUT} &= A_{OL}(V_{N} - V_{I}) = A_{OL}(V_{PLUS} - V_{MINUS} + V_{OST})
\end{align*}
\]

The total input offset voltage (\( V_{OST} \)) collects the following specifications into one, easy to use parameter:

- **Input Offset Voltage (\( V_{OS} \))**:
  - Specified offset
  - Describes \( V_{OST} \) at a specific bias point
- **DC Open-Loop Gain (\( A_{OL} \))**:
  - \( A_{OL} = \frac{\Delta V_{OUT}}{\Delta V_{OST}} \)
- **Common Mode Rejection Ratio (CMRR)**:
  - \( CMRR = \frac{\Delta V_{CM}}{\Delta V_{OST}} \)
  - \( V_{CM} \) is the common mode input voltage (average of \( V_{PLUS} \) and \( V_{MINUS} \))
- **Power Supply Rejection Ratio (PSRR)**:
  - \( PSRR = \frac{\Delta V_{DD}}{\Delta V_{SS}} = \frac{\Delta V_{OUT}}{\Delta V_{CM}} \)
- **Input Offset Drift with Temperature (\( \Delta V_{OST}/\Delta T_{A} \))**:
  - Describes how \( V_{OST} \) changes with \( T_{A} \); actually \( \Delta V_{OST}/\Delta T_{A} \)
  - \( T_{A} \) is the ambient temperature

It is important to understand the units for these specifications. An engineer not used to op amp data sheets may be confused by the units shown. The following list should clear up the confusion.

- \( V_{OS} \) units are: mV or \( \mu \)V
- \( A_{OL} \) units do not usually report the relationship shown above:
  - \( \mu V/V \) for \( 1/A_{OL} = \frac{\Delta V_{OST}}{\Delta V_{OUT}} \)
  - dB for \( 20\log(A_{OL}) \)
- CMRR units are similar to the \( A_{OL} \) units:
  - \( \mu V/V \) for \( 1/CMRR = \frac{\Delta V_{OS}}{\Delta V_{CM}} \)
  - dB for \( 20\log(CMRR) \)
- PSRR units are similar to the \( A_{OL} \) units:
  - \( \mu V/V \) for \( 1/PSRR = \frac{\Delta V_{OS}}{\Delta (V_{DD} - V_{SS})} \)
  - dB for \( 20\log(PSRR) \)

\( \Delta V_{OS}/\Delta T_{A} \) units are: \( \mu V/{}^\circ C \) or \( nV/{}^\circ C \)

**Note:** Notice that the gains \( A_{OL} \), CMRR and PSRR, when reported in \( \mu V/V \), are actually their reciprocals. This form of the gains is best for statistical analyses; the values tend to have a Gaussian distribution.

Sometimes PSRR is split in two pieces: \( PSRR^{+} \) that is related to changes in \( V_{DD} (\Delta V_{DD}) \) and \( PSRR^{-} \) that is related to changes in \( V_{SS} (\Delta V_{SS}) \).

These quantities are lumped together in the following equation, where the changes in bias voltages are from those specified for \( V_{OS} \) (all units are converted to either \( V \) or \( V/V \)):

\[
\begin{align*}
V_{OST} &= V_{OS} + \frac{\Delta V_{OUT}}{A_{OL}} + \frac{\Delta V_{CM}}{CMRR} + \frac{\Delta V_{DD}}{PSRR} + \frac{\Delta V_{SS}}{PSRR} + \frac{\Delta V_{OS}}{\Delta T_{A}} \cdot \frac{\Delta V_{OS}}{\Delta T_{A}}
\end{align*}
\]

Notice that all of the specifications will give a positive change in \( V_{OST} \) when the corresponding changes are positive.

**Input Current Related Specifications**

The input bias currents (\( I_{BN} \) and \( I_{BI} \)) create voltage drops across external resistances, which cause \( V_{OUT} \) to shift. By convention, the currents going into the pins \( V_{PLUS} \) and \( V_{MINUS} \) are positive.

Traditionally, these physically based currents have been mathematically transformed into the equivalent pair of currents \( I_{B} \) (input bias current) and \( I_{OS} \) (input offset current). These are the average of \( I_{BN} \) and \( I_{BI} \), and their difference, respectively:

\[
\begin{align*}
I_{B} &= \frac{I_{BN} + I_{BI}}{2} \\
I_{OS} &= I_{BN} - I_{BI}
\end{align*}
\]
This model makes sense for traditional op amps that have $I_{BN}$ and $I_B$ nearly equal. This means that, in this case, $I_B$ is much larger than $I_{OS}$. This happens because these currents are caused by similar physically phenomena (e.g., matched transistor pair with similar input bias currents). Figure 2 shows how these specified currents are modeled in a circuit.

FIGURE 3: Equivalent DC Model for Traditional Op Amps.

Some newer op amp architectures have $I_{OS}$ near to the same magnitude as $I_B$. This happens because the physical causes of $I_{BN}$ and $I_B$ are not physically related (they are independent or uncorrelated). Most data sheets still use $I_B$ and $I_{OS}$ as the specifications.

The input currents depend strongly on architecture, type of input transistors, and temperature. As discussed before, traditional parts have $I_B \gg I_{OS}$. Some of the newer architectures have $I_{OS}$ and $I_B$ of about the same size.

Most op amp designs use ESD diodes at the inputs. PN junction ESD diodes tend to have small reverse leakage at room temperature. These leakage currents increase by a factor of 2 for each 10°C increase in temperature. Since the ESD diodes tend to match well, the differences between leakage currents tend to be small. These leakage currents are a part of the input bias currents. When an input goes outside the supply voltage(s) the ESD diodes are tied to, the forward current can grow to be very large.

CMOS inputs transistors have very small input bias currents. Most of these op amps use ESD diodes at the input for protection; the reverse leakage currents of these ESD diodes are the dominant input bias currents.

Electrometer grade op amps minimize input currents. They typically use FET transistors at the input that give currents in the femto-ampere ($10^{15}$A) range.

Bipolar inputs have larger input bias currents. They are the input differential pair’s base currents, which do not change much with supply voltage. They will change significantly with temperature (e.g., a 4 $\times$ range between -40°C and +125°C). These op amps usually use ESD diodes, which increase the bias currents; especially at high temperatures.

CIRCUIT ANALYSIS

Using a few simple techniques, it is easy to analyze the DC error performance of op amp circuits. Several common circuits illustrate these techniques.

Resistance Seen by the Non-inverting Input

Figure 4 is a simple circuit with a source and several impedances attached to the non-inverting input. The process of calculating the equivalent resistance seen by the non-inverting input will be described using this circuit as the starting point.

FIGURE 4: Simple Circuit.

The first step is to replace all external components with their DC equivalent for a Thevenin analysis:

- Voltage sources become 0V (short circuit)
- Current sources become 0A (open circuit)
- Resistors are left as is
- Capacitors become $\infty \Omega$ (open circuit)
- Inductors become 0 $\Omega$ (short circuit)

Figure 5 shows the resulting circuit when this is done to those components attached to the non-inverting input of the op amp in Figure 4. A test source ($V_X$) has been added to help in the Thevenin analysis.

FIGURE 5: Equivalent DC Circuit for Non-inverting Input.

The equivalent resistance seen by the non-inverting input, for this example, is:

EQUATION 5:

\[
R_{NEQ} = \frac{V_X}{I_X} = \frac{V_X}{I_X}
\]

This resistance is used in the error calculations for the non-inverting bias current ($I_{BN}$) source. Figure 6 shows how this is accomplished; the error at the op amp input is calculated at this point of the process.
The error voltage ($V_{IBN}$) shown in Figure 6 can be placed in an equivalent circuit diagram that does not explicitly show the current $I_{BN}$. This will make the analysis easier, and more consistent, in later steps. This new equivalent circuit is shown in Figure 7 ($I_{BN}$ is already included in $V_{IBN}$). The $V_{IBN}$ source, when it is positive, will produce a positive change in $V_{OUT}$.

This equivalent circuit has the same connections as the original one (Figure 4) to simplify the analysis; this will be useful later on as we combine all of the error terms.

### Resistance Seen by the Inverting Input

Figure 8 is a non-inverting gain amplifier. The process discussed in the last section will be used here to calculate the resistance seen by the inverting input.

The same process of generating a Thevenin equivalent applies here, with one short cut:
- The op amp’s output ($V_{OUT}$) is treated as a voltage source
- It becomes a short to ground

Figure 9 shows the resulting circuit at the inverting input, with the test source ($V_X$).

The equivalent resistance seen by the inverting input, for this example, is:

\[
R_{IEQ} = \frac{V_X}{I_X} = R_2 \parallel R_3
\]

This resistance is used in the error calculations for the inverting bias current ($I_{BI}$) source. Figure 10 shows how this is done for the error at the op amp output, referred to the input.

The error voltage ($V_{IB}$) shown in Figure 10 is placed in an equivalent circuit diagram that does not explicitly show the current $I_{BI}$, see Figure 11 ($I_{BI}$ is already included in $V_{IB}$). The $V_{IB}$ source, when it is positive, will produce a positive change in $V_{OUT}$.
FIGURE 11: Application to Inverting Bias Current Error Calculations.

The resistors $R_2$ and $R_3$ are shown with the same connections as the original circuit (Figure 8) to simplify the analysis; this will be explained in the next section.

Combined Input Voltage Errors and Noise Gain

All of the DC errors at an op amp's input ($V_{\text{OST}}, V_{\text{IBN}}$ and $V_{\text{IBI}}$) can be combined into one equivalent voltage source ($V_{\text{IE}}$) at the non-inverting input pin (see Figure 12):

$$EQUATION 7: \quad V_{\text{IE}} = V_{\text{OST}} + V_{\text{IBN}} + V_{\text{IBI}}$$

FIGURE 12: Circuit Diagram Illustrating the Concept of Noise Gain.

Noise gain ($G_N$) is the DC gain from $V_{\text{IE}}$ (at the non-inverting input pin) to $V_{\text{OUT}}$ when the op amp operates in a closed-loop condition, when all other (external) energy sources are zero. $G_N$ is positive for stable feedback loops. This gain can be obtained with any reasonable circuit analysis method. In equation form, we have:

$$EQUATION 8: \quad G_N = \frac{V_{\text{OUT}}}{V_{\text{IE}}}$$

Where:

$$\begin{align*}
V_{\text{IN}_k} & = 0V \\
k & = 1\text{ to }n
\end{align*}$$

The following examples will show how this concept is applied in common op amp circuits.

Note: The concept of noise gain is central to understanding op amp behavior. For instance, it simplifies op amp bandwidth, noise and stability analyses.

Output DC Error

Now we can quickly calculate the output error of the op amp ($V_{\text{OE}}$) using the information we have developed. The principle of superposition gives:

$$EQUATION 9: \quad V_{\text{OE}} = G_N V_{\text{IE}} = G_N (V_{\text{OST}} + V_{\text{IBN}} + V_{\text{IBI}})$$

Examples

UNITY GAIN BUFFER

Figure 13 shows a unity gain buffer using an op amp. The op amp's DC model is shown inside the dashed box.

FIGURE 13: Unity Gain Buffer.

Because the resistances seen by the op amp inputs are zero and $G_N = 1 \text{ V/V}$, the output voltage is simply:

$$EQUATION 10: \quad V_{\text{OUT}} = V_{\text{IN}} + V_{\text{OST}}$$

Let's use Microchip’s MCP601 op amp to illustrate this design. We’ll assume that $V_{\text{CMR}}, V_{\text{DD}}$ and $V_{\text{OUT}}$ vary across their complete ranges. We’ll use an arbitrary estimate of the worst-case value for $\Delta V_{\text{OS}}/\Delta T_A$ (see the data sheet for the official specifications). $R_1$ and $R_3$ will be 0.1% resistors.

Note: Since the MCP601’s common mode input voltage range ($V_{\text{CMR}}$), at +25°C, is limited to the range -0.3V and $V_{\text{DD}} - 1.2V$, there will be large output errors when $V_{\text{CM}}$ approaches $V_{\text{DD}}$. 

© 2008 Microchip Technology Inc. DS01177A-page 5
EXAMPLE 1:

Maximum \( V_{OE} \approx V_{OST} \):  
\[ V_{OS} < \pm 2.00 \text{ mV} \]

\[ \Delta V_{OUT}/A_{OL} \leq (2.65V)/(100 \text{ kV/V}) \]
\[ \leq 0.03 \text{ mV} \]

\[ \Delta V_{DD}/PSRR \leq (1.40V)/(10.0 \text{ kV/V}) \]
\[ \leq 0.14 \text{ mV} \]

\[ \Delta V_{CM}/CMRR \leq (4.3V - (-0.3V))/(5.62 \text{ kV/V}) \]
\[ \leq 0.82 \text{ mV} = \pm 0.41 \text{ mV} \]

\[ \Delta T_{A}(\Delta V_{OS}/\Delta T_{A}) \leq (100^\circ \text{C}) (\pm 12 \mu \text{V/}^\circ \text{C}) \]
\[ \leq 1.20 \text{ mV} \]

\[ V_{OST} \leq \pm 3.8 \text{ mV} \]

NON-INVERTING AMPLIFIER

Figure 14 shows a non-inverting gain amplifier with an LC low-pass filter at the input. The op amp’s DC model is shown inside the dashed box.

![Non-inverting Gain Amplifier Diagram]

**FIGURE 14:** Non-inverting Gain Amplifier.

The output voltage with error is:

**EQUATION 11:**

\[ V_{OE} = G_{N}(V_{OST} + V_{IBN} + V_{IBI}) \]
\[ V_{OUT} = G_{N}V_{IN} + V_{OE} \]

Where:

\[ G_{N} = 1 + R_{3}/R_{2} \]
\[ R_{NEQ} = R_{1} \]
\[ R_{IEQ} = R_{2}||R_{3} \]
\[ V_{IBN} = -I_{BN}R_{NEQ} \]
\[ V_{IBI} = I_{B}R_{IEQ} \]

The MCP601 \( V_{OST} \) calculations in Example 1 can be used for a gain of +10 V/V example:

EXAMPLE 2:

Maximum \( V_{OST} = \pm 3.8 \text{ mV} \)

Selected Resistors (see Figure 14):

\[ R_{3} = 20.0 \text{ k}\Omega \]
\[ R_{2} = 2.21 \text{ k}\Omega \]
\[ R_{1} = 2.00 \text{ k}\Omega \]
\[ G_{N} = 10.05 \text{ V/V} \]

Maximum \( V_{IBN} \):

\[ R_{NEQ} = 2.00 \text{ k}\Omega \]
\[ V_{IBN} \geq -(5 \text{ nA} + 0.5 \text{ nA})(2.00 \text{ k}\Omega) = -11 \mu \text{V} \]

Maximum \( V_{IBN} \):

\[ R_{IEQ} = 1.99 \text{ k}\Omega \]
\[ V_{IBN} \leq (5 \text{ nA} - 0.5 \text{ nA})(1.99 \text{ k}\Omega) = 9 \mu \text{V} \]

Maximum \( V_{OE} \):

\[ V_{OE} \leq \pm 38 \text{ mV} \]

INVERTING AMPLIFIER

Figure 15 shows an inverting gain amplifier. The op amp’s DC model is shown inside the dashed box.

![Inverting Gain Amplifier Diagram]

**FIGURE 15:** Inverting Gain Amplifier.

The output voltage with error is:

**EQUATION 12:**

\[ V_{OE} = G_{N}(V_{OST} + V_{IBN} + V_{IBI}) \]
\[ V_{OUT} = -(G_{N}-1)V_{IN} + V_{OE} \]

Where:

\[ G_{N} = 1 + R_{3}/R_{2} \]
\[ R_{NEQ} = R_{1} \]
\[ R_{IEQ} = R_{2}||R_{3} \]
\[ V_{IBN} = -I_{BN}R_{NEQ} \]
\[ V_{IBI} = I_{B}R_{IEQ} \]

Notice that Example 2 is easily modified for an inverting gain of -9 V/V; the resistors and \( V_{OE} \) are the same (only the signal gain is changed).
DIFFERENCE AMPLIFIER

Figure 16 shows a difference amplifier. The op amp’s DC model is shown inside the dashed box. Notice that this circuit can be analyzed quickly using superposition.

**FIGURE 16:** Difference Amplifier.

The output voltage with error is:

**EQUATION 13:**

\[
V_{OE} = G_N (V_{IE} + V_{IBN} + V_{IBI})
\]

\[
V_{OUT} = (G_N - 1)(V_P - V_M) + V_{REF} + V_{OE}
\]

Where:

\[
R_2 = R_1
\]

\[
R_4 = R_3
\]

\[
G_N = 1 + R_2/R_1 = 1 + R_4/R_3
\]

\[
R_{NEQ} = R_1||R_2
\]

\[
R_{IEQ} = R_3||R_4
\]

\[
V_{IBN} = -I_B R_{NEQ}
\]

\[
V_{IBI} = I_B R_{IEQ}
\]

Using the MCP601 in a differential amplifier with gain 10 V/V gives (similar to Example 2):

**EXAMPLE 3:**

Maximum \( V_{OST} = \pm 3.8 \text{ mV} \)

Selected Resistors (see Figure 16):

\[
R_1 = R_3 = 2.0 \text{ k}\Omega
\]

\[
R_2 = R_4 = 20.0 \text{ k}\Omega
\]

\[
G_N = 11.00 \text{ V/V}
\]

\[
(G_N - 1) = 10.00 \text{ V/V, the differential gain}
\]

Maximum Error Voltages:

\[
V_{IBN} \geq -(5 \text{ nA} + 0.5 \text{ nA})(1.82 \text{ k}\Omega) = -10 \mu\text{V}
\]

\[
V_{IBN} \leq (5 \text{ nA} - 0.5 \text{ nA})(1.82 \text{ k}\Omega) = 8 \mu\text{V}
\]

\[
V_{OE} \leq \pm 42 \text{ mV}
\]

CIRCUIT OPTIMIZATION

There are a few, simple design techniques that can quickly help a designer reach an acceptable accuracy.

**Gain Selection**

Set any amplifier next to a signal source (e.g., temperature sensor) to the highest reasonable gain. This will cause any later gains to be small; typically they will be at a gain of 1 V/V.

This design technique minimizes the impact most of the analog signal processing components have on the overall error. It also allows the designer to reduce cost by specifying more precise components only where they are needed.

**Minimizing Bias Current Errors**

For the examples shown in Figure 13 through Figure 16, it is instructive to convert the bias current error voltages to the equivalent form using the specified currents:

**EQUATION 14:**

\[
V_{IBN} + V_{IBI} = -I_B R_{NEQ} + I_B R_{IEQ}
\]

\[
= I_B(R_{IEQ} - R_{NEQ}) - I_O S \left( \frac{R_{IEQ}^2 + R_{NEQ}^2}{2} \right)
\]

Minimizing the resistances helps minimize these errors for all op amps.

Many op amps’ bias current (\( I_B \)) have a much larger maximum specification than their offset current (\( I_{OS} \)). In that case, set \( R_{NEQ} = R_{IEQ} \) for the best performance. When \( I_{OS} \) is much smaller than \( I_B \), the resistor tolerance (RTOL) needs to be good enough to prevent \( I_B \) from becoming a significant contributor to the error:

**EQUATION 15:**

\[
RTOL << 4 \frac{I_{OS}}{I_B}
\]

Large input resistances can also cause a significant shift in the input common mode voltage (\( V_{CM} \)). In some cases, this can significantly reduce the input common mode voltage range (\( V_{CMR} \)):

**EQUATION 16:**

\[
\Delta V_{CM} = -I_B \left( \frac{R_{IEQ} + R_{NEQ}}{2} \right)
\]

\[
V_{CMR_{EQ}} = V_{CMR} + \Delta V_{CM}
\]
Op Amp Selection

The op amp needs to support the level of DC precision required by the design. Table 1 shows four general op amp architectures that give trade-offs between performance, cost and design complexity.

**TABLE 1: OP AMP CAPABILITIES\(^{(1)}\)**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Performance for Each Architecture</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>General Purpose</td>
</tr>
<tr>
<td>(V_{OS})</td>
<td>1</td>
</tr>
<tr>
<td>(\Delta V_{OS}/\Delta T_A)</td>
<td>1</td>
</tr>
<tr>
<td>(V_{OS}) Aging</td>
<td>1</td>
</tr>
<tr>
<td>(A_{OL})</td>
<td>2</td>
</tr>
<tr>
<td>CMRR</td>
<td>1</td>
</tr>
<tr>
<td>PSRR</td>
<td>1</td>
</tr>
<tr>
<td>(I_R)</td>
<td>2</td>
</tr>
<tr>
<td>(I_{OS})</td>
<td>2</td>
</tr>
</tbody>
</table>

Note 1: The performance numbers signify: 1 = okay, 2 = good, 3 = better and 4 = best.

Process and Environmental Variations

Methods to evaluate a design’s variation in performance are commonly understood in the industry. Examples include worst case analysis (all tolerances at minimum or maximum) and RSS (Root Sum of Squares – a statistical approach).

The following list gives important op amp behaviors to include when evaluating process and environmental changes (almost all have a Gaussian distribution):

- \(V_{OS}\)
  - All \(V_{OS}\) values for duals and quads are statistically independent (zero correlation)
- \(1/A_{OL}, 1/CMRR \) and \(1/PSRR\) (in units of \(\mu V/V\))
- \(\Delta V_{OS}/\Delta T_A\)
- Offset Aging
  - Increases with time
  - Only specified on auto-zeroed op amp data sheets
- \(I_R\) and \(I_{OS}\)
  - CMOS inputs (with ESD diodes) have an exponential relationship with temperature (double every 10°C increase)
  - Bipolar inputs typically double at -40°C and are halved at +125°C
  - Are typically uncorrelated

ADVANCED TOPICS

PCB Layout

Printed Circuit Board (PCB) layout can have a significant effect on DC precision. Effects that need to be considered include:

- Ground Loops – Poor grounding techniques and inattention to current return paths can cause significant shifts in DC voltages
- Crosstalk – Other signals on a PCB can find sneak paths through the ground, power supplies and traces

Input Common Mode Voltage Range

A commonly overlooked error source is allowing the signal to go outside the input voltage range. This most commonly occurs when using a non-rail-to-rail input op amp in unity gain; the input will cause an output error when the \(V_{CMR}\) is exceeded; this error grows quickly.

Output Voltage Range

There will be a significant error, that grows very quick, when the output voltage range is exceeded. The \(V_{OL}\) and \(V_{OH}\) specifications usually shown in op amp data sheets describe non-linear behavior (i.e., when used as a comparator). When the output approaches either limit, \(V_{OST}\) can increase significantly before reaching the hard limits. For the most stringent designs, keep \(V_{OUT}\) within the range that the data sheet shows for the \(A_{OL}\) specification.

Noise

The data sheet’s input noise density specifications can be used to calculate an op amp’s integrated output noise (random variation in output voltage). This helps determine the range of expected errors at any point in time; it also can significantly reduce the output range when there is a very high gain.

Non-linear Distortion

Non-linear distortion converts a sinewave at one frequency into a Fourier series of tones; the undesired tone frequencies are the harmonic distortion products. One of these undesired tones is at zero frequency (DC); non-linear distortion can produce DC shifts.

For example, a simple sinewave that is processed by an amplifier with a quadratic (polynomial) response will produce:
EQUATION 17:

\[ V_{IN} = V_M \sin(2\pi ft) \]
\[ V_{OUT} = A_0 + A_1 V_{IN} + A_2 V_{IN}^2 \]
\[ = A_0 + A_1 V_M \sin(2\pi ft) + A_2 (V_M \sin(2\pi ft))^2 \]
\[ = B_0 + B_1 \sin(2\pi ft) + B_2 \cos(4\pi ft) \]

Where:

\[ B_0 = A_0 + \frac{A_1 V_M^2}{2} \]
\[ B_1 = A_1 V_M \]
\[ B_2 = -\frac{A_2 V_M^2}{2} \]

All other even order harmonic distortion terms cause a shift in DC bias too. The quadratic term, however, usually dominates.

Using mildly non-linear components in the signal path can cause this effect. The cure is to select higher quality components.

More commonly, higher frequency signals will be re-routed through a non-linear element. A common example is discussed in detail in the next section.

EMI

Electro-magnetic Interference (EMI) at high frequencies (i.e., near and above the op amp’s Gain Bandwidth Product) easily couples to the inputs of any component on a PCB; op amps are no exception to this rule. Because the op amp has little control over this energy, and the ESD diodes are very fast, the latter will rectify high frequency EMI.

The rectification of the EMI energy produces both high frequency energy and a significant DC shift at the op amp inputs. This appears as an unexpectedly large \( V_{OST} \) on many measurement boxes; they average out the high frequency component. To see if this is an issue with your design, use a fast oscilloscope at short time scales.

The most effective cures for EMI problems are handled at the PCB design level. The coupling paths include power supply lines, magnetic loops and capacitive metal areas.

It is possible to improve performance with high frequency filters at the op amp inputs. Usually, however, the improvements are small. Also, the filters may affect the feedback network’s stability, causing unexpected behaviors.

Oscillations

We sometimes see an op amp circuit that is unstable enough to oscillate. When this does happen, many puzzling symptoms appear. The supply current increases, the DC voltages in a circuit can shift, voltages can wander and intermittent glitches can be seen.

To find this problem, use a fast oscilloscope and change the time scale; it may be necessary to gain up a signal to see oscillations much smaller than 0.1V.

To verify the source of oscillation (unstable behavior), modify component values (e.g., place a capacitor in parallel) in different feedback loops. A change in oscillation frequency usually indicates that the unstable loop has been affected.

Note: Op amps, by themselves, cannot be either stable or unstable. The feedback loop design (interaction of op amp and passive components) sets the stability.

SUMMARY

This application note has covered the topic of precision design using (voltage feedback) op amps in some detail. It shows how all of the DC errors can be referred to the input; they appear as an additional change in input offset voltage. It gives results for the most common op amp circuits: unity gain buffer, non-inverting gain amplifier, inverting gain amplifier and difference amplifier. Tips on optimizing performance and coverage of advanced topics help the designer with more difficult designs. The references give additional information on related topics.

REFERENCES

Textbook on Circuit Level Design


Textbook on Transistor Level Design

APPENDIX A: INPUT OFFSET MEASUREMENT CIRCUIT

This appendix shows a simple test circuit that can be used on the bench to evaluate most op amp’s input offset voltage and bias current performance. A simpler circuit is discussed first, which only measures \( V_{\text{OST}} \). It is then expanded to include \( I_{\text{BN}} \) and \( I_{\text{BI}} \) measurements. The limitations of these circuit are also discussed.

A.1 Basic Input Offset Test Circuit

The circuit shown in Figure A-1 supports quick op amp \( V_{\text{OST}} \) measurements (\( V_{\text{OS}}, A_{\text{OL}}, \text{CMRR}, \text{PSRR} \) and \( \Delta V_{\text{OS}}/\Delta T_a \)). \( V_p \) sets the op amp’s \( V_{\text{CM}} \). \( V_m \) sets the nominal \( V_{\text{OUT}} \) value. \( R_1 \) isolates \( U_1 \)’s input from \( V_p \) and is used to cancel \( I_g \) induced errors. The two resistors \( R_3 \) set an inverting gain of -1 V/V for \( V_m \). \( R_2 \) increases the noise gain, but does not affect the gains seen by \( V_p \) and \( V_m \). \( V_{\text{DD}} \) and \( V_{\text{SS}} \) are the supply voltages, which can be varied for PSRR measurements.

![Figure A-1: Offset Test Circuit.](image)

The common mode input voltage and output voltage are:

**EQUATION A-1:**

\[
V_{\text{CM}} = V_P + \frac{V_{\text{OST}}}{2} - I_{\text{BN}}R_1 \\
= V_P + \frac{V_{\text{OST}}}{2} - (I_B + I_{\text{IOS}})R_1 \\
V_{\text{OUT}} = 2V_P - V_M + V_{\text{OST}}G_N - I_{\text{BN}}G_NR_1 + I_{\text{BI}}R_3 \\
= 2V_P - V_M + V_{\text{OST}}G_N + I_{\text{IOS}}(R_3 - G_NR_1) - I_{\text{IOS}}\left(\frac{R_1 + G_NR_1}{2}\right)
\]

Where:

\[
G_N = 2 + \frac{R_3}{R_2}
\]

Note: \( V_{\text{CM}} \) contains a \( V_{\text{OST}}/2 \) term because it is the average of the two input voltages (one with \( V_{\text{OST}} \) and the other without). Usually, this makes only a small difference.

A.1.1 CIRCUIT DESIGN

The goal is to make \( G_N \) reasonably large and the error terms (with \( V_{\text{OST}}, I_{\text{BN}}, I_{\text{BI}} \)) as small as possible. The following design choices will give good results (since \( G_NV_{\text{OST}} \) is chosen to be so large):

**EQUATION A-2:**

\[
G_N \approx \frac{(25\text{mV})}{(\max[|V_{\text{OST}}|])} \\
R_3 \approx \text{typical load resistance} \\
R_2 = \frac{R_3}{G_N - 2} \\
R_1 = \frac{R_3}{G_N}
\]

The 25 mV used to estimate \( G_N \) gives \( V_{\text{OUT}} \) a reasonable output range. For instance, the MCP601’s \( A_{\text{OL}} \) specification requires \( V_{\text{OUT}} \) to be 0.1V from the rails; the \( G_NV_{\text{OST}} \) term will make this 0.05V to 0.15V from the rails.

Solving for \( V_{\text{OST}} \), and assuming that the bias current errors are negligible, gives:

**EQUATION A-3:**

\[
V_{\text{OST}} = \frac{V_{\text{OUT}} - (2V_P - V_M)}{G_N}
\]

Let’s use Microchip’s MCP601 op amp to illustrate this design (similar to Example 2 on page 6). \( R_3 \) is reduced to minimize the impact of \( I_{\text{BN}} \) and \( I_{\text{BI}} \).

**EXAMPLE A-1:**

\( V_{\text{OST}} \leq \pm 3.8 \text{ mV} \)

**Design Selections:**

\[
G_N \approx \frac{(25\text{mV})}{(3.8\text{ mV})} = 6.6 \text{ V/V} \\
R_3 = 100 \text{ k}\Omega \rightarrow 20.0 \text{ k}\Omega \\
R_2 = 6.65 \text{ k}\Omega \\
R_1 = 4.02 \text{ k}\Omega
\]

**Impact on \( V_{\text{CM}} \) and \( V_{\text{OUT}} \) accuracy:**

\[
V_{\text{CM}} = V_P \pm 1.9 \text{ mV} \\
V_{\text{OUT}} = 2V_P - V_M + V_{\text{OST}}G_N \pm 0.01 \text{ mV}
\]

The error in \( V_{\text{CM}}, \) divided by CMRR (5.62 kV/V), produces a \( \pm 0.3 \mu\text{V} \) error in \( V_{\text{OUT}} \). It also reduces the input common mode voltage range by 2.0 mV, which is negligible for most purposes. Thus, the estimated \( V_{\text{OUT}} \) has errors, dominated by the bias currents, of about \( \pm 0.04\% \).
A.1.2 MEASUREMENT STRATEGY

Now that we have a circuit, it pays to have a strategy to measure those points needed. Let’s assume the goal is to double check the MCP601’s data sheet specifications at +25°C.

TABLE A-1: MEASUREMENT POINTS

<table>
<thead>
<tr>
<th>Meas. No.</th>
<th>Nominal Bias Point</th>
<th>Target Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>V_D (V)</td>
<td>V_CM (V)</td>
</tr>
<tr>
<td>1</td>
<td>2.7</td>
<td>1.35</td>
</tr>
<tr>
<td>2</td>
<td>1.35</td>
<td>0.1</td>
</tr>
<tr>
<td>3</td>
<td>1.35</td>
<td>2.6</td>
</tr>
<tr>
<td>4</td>
<td>5.0</td>
<td>-0.3</td>
</tr>
<tr>
<td>5</td>
<td>3.8</td>
<td>2.5</td>
</tr>
<tr>
<td>6</td>
<td>5.5</td>
<td>2.75</td>
</tr>
<tr>
<td>7</td>
<td>2.75</td>
<td>0.1</td>
</tr>
<tr>
<td>8</td>
<td>2.75</td>
<td>5.4</td>
</tr>
</tbody>
</table>

See Section “Input Offset Related Specifications” on page 2 for the equations relating these measurements and the specifications.

A.2 Complete Input Offset Test Circuit

The circuit in Figure A-2 functions like Figure A-1, plus it has R_4 and R_5 to measure I_BN and I_BI. SW_4 and SW_5 short R_4 and R_5 for all V_OST related measurements. C_4 and C_5 help maintain stability and reduce noise.

![Offset Test Circuit with Bias Current Capabilities](image)

The common mode input voltage and output voltage are:

**EQUATION A-4:**

\[
V_{CM} = V_P + \left( \frac{V_{OST}}{2} \right) - I_{BN}R_{NEQ} \\
= V_P + \left( \frac{V_{OST}}{2} \right) - (I_B + I_{OS})R_{NEQ} \\
V_{OUT} = 2V_P - V_M + G_N(V_{OST} - I_{BN}R_{NEQ} + I_{BI}R_{IEQ}) \\
= 2V_P - V_M + G_NV_{OST} + I_BG_N(R_{IEQ} - R_{NEQ}) \\
\]

\[
+ I_{OS}G_N\left( \frac{R_{IEQ} + R_{NEQ}}{2} \right) \\
\]

Where:

- \( G_N = 2 + R_3/R_2 \)
- \( R_{NEQ} = R_1, SW_4 = \text{short} \)
- \( R_{IEQ} = R_3/G_N, SW_5 = \text{short} \)
- \( R_{IEQ} = (R_3/G_N) + R_5, SW_5 = \text{open} \)

A.2.1 CIRCUIT DESIGN

We now add to the design equations estimates of \( R_4 \), \( R_5 \), \( C_4 \) and \( C_5 \). The capacitors are much larger than most op amps’ common mode input capacitance (for stability, noise and speed).

**EQUATION A-5:**

Select \( G_N, R_3, R_2 \) and \( R_1 \) as before

- \( R_4 = \frac{(25 \text{ mV})}{(G_N \text{ max } |I_{BN}|)} \)
- \( R_5 = \frac{(25 \text{ mV})}{(G_N \text{ max } |I_{BI}|)} \)
- \( C_4 = C_5 = 100 \text{ pF} \)

The practical way to use this circuit is as follows. Measure all of the \( V_{OST} \) related parameters with \( SW_4 \) and \( SW_5 \) shorted; the circuit behaves exactly as described in A.1 “Basic Input Offset Test Circuit”.

To measure \( I_{BN} \) and \( I_{BI} \), take three measurements at a single bias point with different switch selections.

**TABLE A-2: SWITCH SELECTIONS**

<table>
<thead>
<tr>
<th>Meas. No.</th>
<th>Switches</th>
<th>Emphasize</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>short</td>
<td>( V_{OST} )</td>
</tr>
<tr>
<td>2</td>
<td>open</td>
<td>( V_{OST} ) and ( I_{BN}R_4 )</td>
</tr>
<tr>
<td>3</td>
<td>short</td>
<td>( V_{OST} ) and ( I_{BI}R_5 )</td>
</tr>
</tbody>
</table>

Note 1: The change in \( V_{CM} \) caused by \( R_4 \) in Meas. No. 2, can be substantial.
Subtracting these measurements gives the following simple results:

**EQUATION A-6:**

\[
I_{BN} = \frac{-(V_{OUT#2} - V_{OUT#1})}{R_4} \\
I_{BI} = \frac{V_{OUT#3} - V_{OUT#1}}{R_5} \\
V_{OST} = \frac{V_{OUT#1} - (2V_P - V_M)}{G_N} + I_{BN} R_1 - I_{BI} \cdot \frac{R_3}{G} \\
\approx \frac{V_{OUT#1} - (2V_P - V_M)}{G_N} \\
I_B = \frac{(I_{BN} + I_{BI})}{2} \\
I_{OS} = I_{BN} - I_{BI}
\]

Let’s continue **Example A-1**, which uses the MCP601, for measurements up to +85°C:

**EXAMPLE A-2:**

\[V_{OST} \leq \pm3.8 \text{ mV} \]
\[T_A \leq +85^\circ \text{C}\]

Additional Design Selections:

\[R_4 = R_5 = \frac{(25 \text{ mV})}{((5 \text{ V/V}) (60 \text{ pA}))} = 83.3 \text{ M}\Omega \rightarrow 20.0 \text{ M}\Omega\]
\[G_N R_4 = G_N R_5 = 100 \text{ M}\Omega\]
\[C_4 = C_5 = 100 \text{ pF}\]

Example Output Values:

\[I_{BN} G_N R_4 = 0.10 \text{ mV}, \quad I_{BN} = 1 \text{ pA}\]
\[= 6.0 \text{ mV}, \quad I_{BN} = 60 \text{ pA}\]

The 20 MΩ is comprised of two, easy to obtain, 10 MΩ resistors in series. Using a 18-bit ADC to measure \(V_{OUT}\) should be adequate. Let’s continue **Example A-2** at +125°C by using a different value for \(R_4\) and \(R_5\):

**EXAMPLE A-3:**

\[V_{OST} \leq \pm3.8 \text{ mV} \]
\[T_A = +125^\circ \text{C}\]

Additional Design Selections:

\[R_4 = R_5 = \frac{(25 \text{ mV})}{((5 \text{ V/V}) (5 \text{ nA}))} = 1 \text{ M}\Omega\]
\[G_N R_4 = G_N R_5 = 5 \text{ M}\Omega\]
\[C_4 = C_5 = 100 \text{ pF}\]

Example Output Values:

\[I_{BN} G_N R_4 = 0.25 \text{ mV}, \quad I_{BN} = 50 \text{ pA}\]
\[= 25 \text{ mV}, \quad I_{BN} = 5 \text{ nA}\]

This means that a 16-bit ADC is sufficient for this temperature.

A.2.2 MEASUREMENT STRATEGY

Let’s double check the MCP601’s data sheet bias current specifications, for one temperature, at \(V_{DD} = 2.7\text{V}\) and 5.5V.

**TABLE A-3: BIAS CURRENT MEASUREMENT POINTS**

<table>
<thead>
<tr>
<th>Meas. No.</th>
<th>Nominal Bias Point</th>
<th>Switch Settings</th>
<th>Target Parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_{DD} (V)</td>
<td>V_{CM} (V)</td>
<td>V_{OUT} (V)</td>
<td>SW4</td>
</tr>
<tr>
<td>1</td>
<td>2.7</td>
<td>1.35</td>
<td>short</td>
</tr>
<tr>
<td>2</td>
<td>open</td>
<td>short</td>
<td>I_{BN}</td>
</tr>
<tr>
<td>3</td>
<td>short</td>
<td>open</td>
<td>I_{BI}</td>
</tr>
<tr>
<td>4</td>
<td>5.5</td>
<td>2.75</td>
<td>short</td>
</tr>
<tr>
<td>5</td>
<td>open</td>
<td>short</td>
<td>I_{BN}</td>
</tr>
<tr>
<td>6</td>
<td>short</td>
<td>open</td>
<td>I_{BI}</td>
</tr>
</tbody>
</table>

See **Equation A-6** for the parameter extraction equations.

A.3 Limitations of These Test Circuits

Some of the more important limitations are:

- \(V_{CM}\) is not accurately controlled (especially for CMRR)
- The common mode input range may be exceeded when \(I_{BN} R_4\) is very large
- The \(V_{OST}\) resolution is not better than 10 µV to 20 µV
- Temperature gradients on the PCB cause thermo-junction voltages
- \(V_{OUT}\) needs to be measured accurately in order to maintain reasonable accuracy on the extracted parameters. For instance, with \(V_{DD} = 5.5\text{V}\) and a maximum \(V_{OST} G_N\) of 0.1V, an ADC at \(V_{OUT}\) would need at least 16 bits in order to resolve \(V_{OST}\) to 0.1%
- Measurements can be slower than with other solutions
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, rPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SSEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC<sup>®</sup> logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rFLAB, Select Mode, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2008, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.