AN2290

Bit-Banged Enhanced UART for 8-Bit PIC® Microcontrollers

INTRODUCTION

The majority of 8-bit PIC® microcontrollers have one or more on-chip Universal Asynchronous Receiver Transmitters (UARTs). But in cases where no UART hardware is available, or if an additional serial communication interface is required, bit-banging will be the best option. Bit-banging is a technique used to create a serial I/O communications interface in software instead of using a dedicated hardware peripheral. Data transmission and reception are controlled almost entirely in software. That includes sampling, level detection, timing, synchronization, buffer control, driver states switching, and error detection.

This application note focuses on the implementation of a bit-banged UART driver on an 8-bit PIC microcontroller. Calculations, performance and accuracy factors, limitations, and firmware details are also discussed. It should be noted that a couple of hardware peripherals, Timer0 and Interrupt-on-Change pin, are used in the driver for more accurate timing and process time reduction. This application note demonstrates how to configure these peripherals using the MPLAB® Code Configurator (MCC). The user should be able to setup the bit-banged UART driver in just a few minutes by following the step-by-step procedures presented in this document.

The driver also features enhanced capabilities for full compatibility with the existing MCC LIN Stack library. For this reason, the driver will be referred to as bit-banged Enhanced UART (EUART) throughout this document. Users interested in the implementation of the driver with the LIN library can refer to AN2059 “LIN Basics and Implementation of the MCC LIN Stack Library on 8-Bit PIC® Microcontrollers” (DS00002059) for a more detailed discussion.

FEATURES

The bit-banged EUART includes the following capabilities:
- Half-duplex asynchronous transmit and receive
- Baud rate of up to 38.4K @ 8 MHz clock frequency
- Interrupt-driven reception using an IOC pin
- Bit period dependent on Timer0 interrupt
- False start detection
- Input buffer overrun error detection
- Received character framing error detection
- Automatic error handling mechanisms

The bit-banged EUART implements the following additional features to support the MCC LIN Drivers:
- Automatic detection and calibration of baud rate
- Break detection for LIN slave nodes
- Break transmission for LIN master nodes

RESOURCE USAGE

A few on-chip peripherals are used to maintain robust communications and precise timing. Timer0 is used to maintain the timing of each bit transmission and reception. The timer prescaler is adjusted to ensure that the EUART is operating at the desired baud rate. An Interrupt-on-Change (IOC) pin is used for Start bit (negative edge) detection for each received byte. IOC is also used to detect the five rising (positive) edges of the Sync character in LIN bus systems.

PROCESS TIME

The process time used by the driver for the execution of EUART tasks is affected by the bit rate, clock frequency, and code design. The use of interrupts allows the EUART to consume much less process time compared with polling methods. For a single character transmitted or received, only a portion of the CPU process time during the whole character duration is actually used by the driver. For example, when shifting out a bit, the driver only executes tasks (i.e., set a pin to high or low) on every timer interrupt and eventually frees up the CPU for other applications. The available process time for non-UART tasks (T\text{NON-UART}) is expressed in percentage and is calculated as shown in Equation 1.
EQUATION 1: PERCENT AVAILABLE PROCESS TIME

\[
\% \text{Available Process Time} = \left(1 - \frac{T_{\text{UART}}}{T_{\text{Char}}} \right) \times 100\%
\]

where,

\( T_{\text{UART}} \) = Total time required to emulate the EUART bit signal for each character

\( T_{\text{Char}} \) = \( T_{\text{UART}} \) + TNON-UART

Take note that the measured process time may vary per character transmitted or received due to code execution. The time it takes for setting a pin to 'high' is different from setting a pin to 'low', and the time it takes for sampling a 'high' is different from sampling a 'low'. In other words, the user should expect a very small difference between the process time for a character 'A' and character 'Z'. Since the EUART is interrupt-driven, only TUART and TNON-UART may vary but TCHAR will always remain constant given a specific baud rate.

Figure 1 shows the approximate available process time for a PIC16F1718 device running at 4 MHz using the 16 MHz INTOSC. The measurements were taken from sending and receiving the ASCII character ‘M’ (4Dh).

FIGURE 1: AVAILABLE PROCESS TIME AT 4 MHZ

It is evident from Figure 1 that the percent available process time decreases as the baud rate increases. This is because for a specific clock frequency, TUART is constant for all baud rates while TCHAR decreases as the baud rate increases.

ASYNCHRONOUS TRANSMIT AND RECEIVE

The bit-banged EUART transmits and receives data using the standard non-return-to zero (NRZ) format. Consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission.

Each character transmission consists of one Start bit followed by eight data bits and is always terminated by a Stop bit. The Start bit is always a “space” (low) and the Stop bit is always a “mark” (high). The transmission port idles in the Mark state. Each transmitted bit persists for a period of 1/(Baud Rate). The EUART transmits and receives the LSb first. In Half-Duplex mode, transmit and receive cannot be performed simultaneously. They only share the same data format and baud rate.

BAUD RATE

Baud rate defines how fast data is transferred through the serial port. In EUART, baud rate is equivalent to the bit rate which means that it is also the number of data bits that can be shifted in or out of the serial port in one second.

Note: The terms “baud rate” and “bit rate” will be used interchangeably throughout this document. Their definitions are literally the same in this context.

Baud Rate Limits

One of the major parameters in determining the baud rate limits of the bit-banged EUART is the clock frequency (FCLK). For 8-bit PIC MCUs, it is equal to FOSC/4, where FOSC is the device oscillator frequency. Figure 2 depicts the recommended baud rate limits using different FOSC.
FIGURE 2: RECOMMENDED BAUD RATE LIMITS

<table>
<thead>
<tr>
<th>Fosc</th>
<th>Max Baud</th>
<th>Min Baud</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 MHz</td>
<td>1200</td>
<td>100</td>
</tr>
<tr>
<td>2 MHz</td>
<td>2400</td>
<td>100</td>
</tr>
<tr>
<td>4 MHz</td>
<td>4800</td>
<td>100</td>
</tr>
<tr>
<td>8 MHz</td>
<td>9600</td>
<td>100</td>
</tr>
<tr>
<td>16 MHz</td>
<td>19200</td>
<td>100</td>
</tr>
<tr>
<td>32 MHz</td>
<td>38400</td>
<td>300</td>
</tr>
</tbody>
</table>

Generally, the minimum recommended baud rate is 100, except when using a 32 MHz oscillator in which instruction execution is too fast for the driver to handle. Figure 2 points to a direct correlation between the oscillator frequency and maximum achievable baud rate. It can be observed that as the device frequency is doubled, the maximum baud rate also approximately doubles. Operation behind the recommended limits may be possible but does not guarantee the driver’s behavior. This is because of several hardware and software factors that will be discussed in Section 5, Performance and Accuracy.

Section Appendix A: Baud Rate Versus Actual Rate shows a sample comparison between the desired baud rate and the actual baud rate for a PIC16F1718 microcontroller operating on different device frequencies.

Maximum and Minimum Baud Rate

The maximum and minimum achievable baud rate mainly depends upon the frequency of the selected clock source. Using Timer0, the maximum and minimum baud rates as a function of Fosc are expressed in Equation 2 and Equation 3, respectively.

**EQUATION 2:** MAXIMUM BAUD RATE FOR A GIVEN Fosc

\[
Baud_{\text{Max}} = \frac{F_{\text{OSC}}}{4 \times (256 - 255) \times \text{Prescaler}}
\]

**EQUATION 3:** MINIMUM BAUD RATE FOR A GIVEN Fosc

\[
Baud_{\text{Min}} = \frac{F_{\text{OSC}}}{4 \times 256 \times \text{Prescaler}}
\]

Timer0 Reload Values

Baud rate is basically the reciprocal of the timer period. Timer0 is implemented as an 8-bit timer that triggers an interrupt event on every overflow of the TMR0 Register. TMR0 is reloaded with a certain value such that it creates an interrupt on every bit period. Equation 4 shows how to calculate the TMR0 reload value for one bit period.

**EQUATION 4:** TMR0 RELOAD VALUE FOR ONE BIT PERIOD

\[
TMR0_{\text{OneBit}} = \frac{256}{4 \times \text{Baud} \times \text{Prescaler}}
\]

The bit-banged EUART receiver is designed to start the sampling routine with the Start bit. Hence, it is necessary to determine the period between the Start bit edge and the middle of the Start bit. The reload value for half bit period can be obtained using Equation 5.

**EQUATION 5:** CALCULATION OF TMR0 RELOAD VALUE FOR HALF BIT PERIOD

\[
TMR0_{\text{HalfBit}} = TMR0_{\text{OneBit}} + \frac{256 - TMR0_{\text{OneBit}}}{2}
\]

\[
TMR0_{\text{HalfBit}} = 128 + \frac{TMR0_{\text{OneBit}}}{2}
\]

\[128 < TMR0_{\text{HalfBit}} < 256\]

The results of Equation 4 and Equation 5 are ideal, and therefore need to be adjusted by considering other parameters. These include hardware-induced delays such as interrupt latency, the two-instruction cycle delay following the write, and clock accuracy. Delays introduced by the firmware design should also be taken into account. Refer to Section 5, Performance and Accuracy for other factors that need to be considered for the calculations.
Timer0 Reload Adjustment

A few instruction cycles are executed before the TMR0 actually increments. Equation 6 shows how to calibrate the TMR0 reload value to compensate for the hardware- and software-introduced delays.

\[
\text{TMR0}_{\text{New}} = \text{TMR0}_{\text{Ideal}} + \frac{N}{\text{Prescale Factor}}
\]

Where:
N = Number of Instruction Cycles
Prescale Factor = PS <2:0> + 1

During adjustment, it is suggested to modify only the “N” parameter. A logic analyzer with high timing accuracy can be connected to the TX pin while transmitting dummy data to determine if the transmitter has already met the desired baud rate. For the receiver, a test pin can be toggled upon entry and before exiting a Timer0 Interrupt Service Routine (ISR), with a two-channel logic analyzer connected to both the test pin and the RX pin to ensure that sampling rate is within the acceptable tolerance.

SAMPLING

The ideal sampling point is assumed to be the center of the incoming bit, as shown in Figure 3.

![Figure 3: Sampling](image)

The bit-banged EUART implements an 8-bit character format which means that a total of ten bits, including the Start and Stop bits, need to be sampled. Each bit occupies 10% of the total time. So, if the difference between the incoming data rate and the receiver sampling rate is more than 10%, a bit will be missed out during sampling. This will result to inaccurate received data. The driver will never detect this unless a framing error has occurred. Figure 4 graphically depicts how data may be misinterpreted because of misaligned data and sampling rates.

Note: When this bit-banged EUART driver is used with the LIN driver, the bit tolerance is stricter. Refer to “Bit rate Tolerance” of LIN Spec 2.2A for more details.

PERFORMANCE AND ACCURACY

To get the best results, the user should be able to consider software and hardware factors that may affect the driver’s performance and accuracy. A few of these factors are presented in this section.

Prescaling

The prescaler divides the device clock frequency with a certain fixed value before feeding it to the timer module. Timer0 has an exclusive 8-bit prescaler that can be configured with clock ratios from 2 up to 256. Prescaling allows the bit-banged EUART to operate at much lower baud rates given a specific device frequency. However, as the prescaler increases, the possible amount of error may also increase for a certain baud rate. Figure 5 shows how, without prescaler, TMR0 will overflow on the expected time. But, with prescalers of 4, 16 and 64, more instruction cycles are executed before the timer overflows. Prescalers must be carefully selected such that the desired baud rate is achieved with the best possible timer resolution.

In other words, it is preferable to have a faster input clock source than the desired EUART baud, and then divide down the speed using prescaler to the slower desired EUART speed. This will allow more instructions to be executed in between EUART bit generation.
Integer Arithmetic Truncation

Results from manual calculations do not often exactly agree with the results of integer arithmetic performed by the microcontroller. For example, a baud rate of 9600 is desired using an 8 MHz oscillator. Plugging these values into Equation 4 will result to a TMR0 reload value of approximately equal to 47.67. The only integer values that can be used for TMR0 are 47 and 48. This will result to errors of 1.4% and 0.7%, respectively.

Interrupt Latency

The bit-banged EUART is mostly built out of state machines and interrupts. Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. Typical latency for synchronous (i.e., timer) interrupts is three to four instruction cycles. For asynchronous interrupts (i.e., interrupt-on-change), the latency is three to five instruction cycles, depending upon when the interrupt occurs. Refer to the specific device data sheet for more details on interrupt latency.

Clock Accuracy

Timer0 increments on every instruction cycle making it highly dependent on the accuracy of the selected oscillator. The frequency of oscillators may drift due to change in VDD, environmental parameters such as temperature, humidity, pressure, and aging. The internal oscillator block of PIC microcontrollers are factory-calibrated, but are also prone to frequency changes due to these factors. It is therefore necessary for the user to calibrate the device clock against a reference clock to achieve extremely minimal timing errors. Or, alternatively, use an external clock source that has less deviation over temperature and VDD operating range.
SETTING UP ON MPLAB® X

System Requirements

- MPLAB® X IDE v3.40 or newer
- MPLAB® Code Configurator (MCC) v3.26 or newer
- Foundation Services Library v0.1.15 or newer

MCC Configuration

It is assumed that the user has basic knowledge on creating a new project on MPLAB X. Make sure that the project is set as main. The bit-banged EUART requires all hardware and software initialization to be done using MCC. The following steps show an example on how to configure a PIC16F1718 for 9600 baud with 16 MHz internal oscillator.

1. Navigate to Tools > Embedded > MPLAB Code Configurator v3 to launch MCC version 3.
2. Under Project Resources, click System and select System Module.
3. Select the desired system clock settings. For the sample application, select Internal Oscillator (INTOSC) mode: I/O function on the CLK pin on the Oscillator Select menu. Set FOSC as the “System Clock” and 16 MHz_HF as the “Internal Clock”. Uncheck the PLL Enabled, Software PLL Enabled, and Low-voltage Programming Enable checkboxes.
4. Disable Watchdog Timer.
5. Under Device Resources, select Libraries > Foundation Services > SWUART.
6. Select TMR0 as timer. Set baud rate to 9600, Transmit buffer size to 8 and Receive buffer Size to 8. The user should notice that the Actual Baud Rate is equal to 0.0 b/s. To set the actual baud rate, TMR0 should be configured with the Required Timer Period of 104.17 us.
7. When the SWUART is selected, the TMR0 module is automatically added to the Project Resources under Peripherals.
8. Set Clock Source to Fosc/4. To achieve the desired timer period, check Enable Prescaler and set to 1:2. Set the Requested Period to 104.17 us. The user will notice that the Actual Period is 104 us. This is the nearest possible period due to the arithmetic limitations as discussed in Section, Integer Arithmetic Truncation.
9. Check Enable Timer Interrupt.
10. Go back to Project Resources > Libraries > Foundation Services > SWUART. The Actual Baud Rate has changed into 9615.38 b/s.

Note: The displayed “Actual Baud Rate” is calculated based on the “Actual Period” of Timer0 alone and does not consider other software and hardware limitations.

11. For this example, RC6 and RC7 are used as the TX and RX pins, respectively. To configure these pins, go to Project Resources and select Pin Module.
12. Under Pin Manager: Grid, set Package to PDIP28. Set RC7 as input and RC6 as output of the SWUART module. Go back to the Pin Module GUI.
13. To configure the TX pin, make sure that RC6 is set as output. Disable Analog and WPU and set IOC to “None”.
14. For the RX pin, uncheck the Start High, Analog, Output and WPU checkboxes, and set RC7 IOC to “Negative”. This will enable IOC on negative edge for this pin.
15. Navigate to Project Resources > System > Interrupt Module. In the GUI, make sure that the “Preemptive interrupt routine” is checked. TMR0 and Pin Module should be placed on the first and second interrupt priority, respectively.
16. Near the Project Resources menu, click Generate. When generating the MCC code for the first time, a pop-up window will appear asking for the configuration settings to be saved in a .mc3 file format. Enter the desired file name then click Save.
17. The MCC configuration is now complete. A summary of the settings are shown in Figure 6.
FIGURE 6: MCC CONFIGURATION SETTINGS

System Module
- Easy Setup
- Registers
- Internal Oscillator
  - Current System Clock: 16 MHz
  - Oscillator Select: INTOSC oscillator I/O function on CLKIN pin
  - System Clock Select: FOSS
  - Internal Clock: 16 MHz
  - PLL Capable Frequency
  - External Clock: 1 MHz
  - PLL Enabled
  - Software PLL Enabled
  - Low Voltage Programming Enable
- WDT
  - Watchdog Timer Enable: WDT disabled
  - Watchdog Timer Prescaler: 256

TMR0
- Easy Setup
- Registers
- Hardware Settings
  - Timer Clock
    - Enable Prescaler: 1/2
    - Clock Source: FOSSC
    - Increment Mode: Increment
    - External Frequency: 20 Hz
  - Requested Period: 100 ms ≤ 104.17 us ≤ 128 us
  - Actual Period: 104 us
  - Enable Timer Interrupt
- Software Settings
  - Callback Function Rate: 0x0

SWUART
- Easy Setup
- Notifications: 1
- Select Timer: TMR0
- Hardware Settings
- Software Settings
  - Redirect STDIO to SWUART
  - Baud Rate: 9600
  - Transmit Buffer Size: 8
  - Receive Buffer Size: 8
  - Actual Baud Rate: 9615.38 b/s
  - Required Timer Period: 104.17 us

Interrupt Module
- Easy Setup
- Registers
- Hardware Settings
- Interept
- Please remember to enable the Peripheral and Global Interrupts in your code!
  - Interrupt Vector
    - Order: Up, Down
    - Preemptive Interrupt Enabled
    - Module: TMR0, Pin Module
    - Interrupt: TMR0, IOC1
    - Enabled: Yes
FIGURE 7: MCC PIN SETTINGS AND SWUART NOTIFICATIONS

Note: MCC GUI appearance may differ for every release version. The above images show MCC v3.26 and Foundation Services v0.1.15.
MCC-Generated Files

Figure 8 shows all the files that will automatically be added to the main project upon generation in MCC.

FIGURE 8: MCC-GENERATED FILES

Two header files and one C file will be generated for the bit-banged EUART.

- **swuart.h** – This file contains all the variable declarations and functions prototypes for the basic functionalities of a UART such as initialization, read, and write.
- **swuart_internal.h** – Contains all macros necessary to mimic the behavior of the hardware EUSART in half-duplex Asynchronous mode.
- **swuart.c** – Contains variable declarations and functions to support the different basic and enhanced capabilities of the bit-banged EUART.

Two important values in swuart.c may need to be adjusted by the user to compensate for the hardware and software-introduced delays.

- **ONE_BIT_DELAY_COMP** – To compensate for delays during one-bit transmission and one-bit sampling intervals. This might need to be modified especially when using oscillators rather than INTOSC.
- **HALF_BIT_DELAY_COMP** – To compensate for delays during Start bit sampling. This might need some adjustments especially when the read functionality is to be utilized. For write only, this value will not matter.

During initialization, the new Timer0 reload values are automatically calculated based on the set compensator values (see Section, Timer0 Reload Adjustment). Automatic calibration will be supported by the MCC SWUART driver in future releases.

The Main File

For new projects, you will notice that the MCC automatically generates the main.c file. The following final steps must be performed for the driver to be properly initialized:

1. Open the MCC-generated main.c file.
2. Uncomment the `INTERRUPT_PeripheralInterruptEnable();` and `INTERRUPT_GlobalInterruptEnable();` lines of code.
3. The driver is now ready to use. You may now add your application code inside the `while(1)` loop.

Now that the user already knows how to setup the driver using MPLAB X and MCC, he/she may find the subsequent discussions useful to gain a better understanding on how the driver really works. The next sections will cover the firmware design and all the basic details about the driver.

FIRMWARE

The bit-banged EUART is built almost entirely in software and only a few hardware resources are used. This section will give an overview on how these resources are utilized to create a complete stand-alone driver.

Transmit

Figure 9 shows a simplified flowchart on how the bit-banged EUART transmits data asynchronously through the TX pin after a valid write.

In a half-duplex concept, communication is two-way but no two devices are allowed to transmit simultaneously. Thus, the first step before transmission in the bit-banged EUART is to disable IOC on the RX pin. Asynchronous transmission commences when TMR0 is reloaded to interrupt after exactly one bit period and the TX pin is pulled low to transmit a Start bit. The driver is interrupt-driven to allow the processor to perform other important tasks while waiting for an interrupt. When Timer0 overflows, an interrupt occurs. The character bits are shifted out of the TX pin one at a time on every Timer0 interrupt, from LSB to MSb. The pin is eventually set high after transmission of the eighth bit. It is left high for another one bit period for Stop bit transmission. After a complete data transmission, Timer0 is disabled and IOCN is enabled to allow reception.
Receive

Figure 10 depicts how data is being received asynchronously through the RX pin.

Asynchronous reception starts when an IOC on the negative edge of the RX pin is detected. This means that a high-to-low transition is detected on the RX pin signaling a Start bit edge. The IOCN is then disabled and TMR0 is reloaded to interrupt after a half bit period. After the first Timer0 interrupt, the RX pin is sampled and tested if a low is detected. If yes, TMR0 is reloaded to interrupt on every one bit period to sample the incoming eight data bits and the Stop bit. If a Stop bit is received, the received data is stored in the RX FIFO buffer and the Framing Error bit is cleared. Otherwise, the Framing Error bit will be set. The IOCN is then enabled and Timer0 is disabled to allow another reception.
**FIGURE 9: TRANSMIT FLOWCHART**

- Disable IOC on Negative Edge
- One Bit Reload on TMR0
- Set TX LAT Low
- Wait for Timer0 Interrupt (1)
- Shift Out Data Bit
- Increment TX Bit Counter
- TX Bit Count < 8
- Yes
- No
- Set TX LAT High
- Wait for Timer0 Interrupt (1)
- Disable Timer0
- Reset TX Bit Count
- Enable IOCN

**Note 1:** Interrupt-driven event.

**FIGURE 10: RECEIVE FLOWCHART**

- Wait for RX Pin Interrupt on Negative Edge (1)
- Disable IOC on Negative Edge
- Reset RX Bit Counter
- Half Bit Period Reload on TMR0
- Wait for Timer0 Interrupt (1)
- RX Port Low?
- Yes
- No
- One Bit Period Reload on TMR0
- Wait for Timer0 Interrupt (1)
- Sample RX Port
- RX Bit Count < 8?
- Yes
- No
- RX Port High?
- Yes
- No
- Store Byte to RX Buffer
- Set Framing Error Bit
- Clear Framing Error Bit
- Check for possible Break reception (2)
- Enable IOCN
- Disable Timer0

**Note 1:** Interrupt-driven event.

2: For LIN slave nodes only.
Data Read and Write

Figure 11 shows how data is being processed by the firmware before a read (left) and after a write (right).

FIGURE 11: READ AND WRITE

A valid read occurs only when the Read buffer is not empty. Data bits are shifted into the RX Shift Register through the RX pin. The data is automatically transferred to the RX FIFO buffer after a Stop bit is detected. The RX FIFO stores all unread data. During a read, the top unread character in the FIFO is immediately transferred to the Read buffer and the data is now available for use to other applications. The bit-banged EUART firmware disregards all subsequent incoming data when the RX FIFO buffer is loaded with unread characters.

Data can only be written directly to the Write buffer. When both the TX FIFO buffer and the TX Shift Registers are empty, data is automatically flushed from the Write buffer to the TX Shift Register. If not, all written data are queued in the TX FIFO buffer. The top unsent data is immediately transferred to the TX Shift Register after a Transmit is complete. When a write occurs while the TX FIFO buffer is loaded with unsent characters, the data stays at the Write buffer until the Stop bit is shifted out of the TX pin.

In addition to buffer control, error handling mechanisms are also implemented in the firmware.

Error Handling

Three possible errors may occur during receive: False Start, Framing Error, and Overrun Error.

FALSE START

A False Start occurs when an IOC on the negative edge of the RX pin is detected but a Start bit is not received. Whenever a False Start is detected, the serial driver state is set to Idle, and the firmware prepares for reception of another character.

FRAMING ERROR

Framing Error occurs when the Stop bit is not received at the expected time. Once a Framing Error is detected, SW_FERR is set. The firmware then checks for a possible Break character reception. SW_FERR is cleared on the next read.

OVERRUN ERROR

An overrun error occurs when the RX FIFO buffer is written while it is loaded with unread characters. SW_OERR is set once the buffer is full to prevent further receive. It is automatically cleared by firmware once the top unread character is read.
DRIVER DETAILS

This section describes the different software functions, flag bits, FIFO buffers, shift registers, and driver states implemented in the driver.

Functions

The bit-banged EUART is composed of firmware functions that can be broken up into the following:

• Initialization and Control – Includes configuration, read, write, control, and error handling functions.
• Status Checking – These functions are called to determine the status of the bit banged EUART transmitter and receiver.
• Interrupt-on-Change Handling – Handles interrupt events for positive and negative edge detection on the RX pin.
• Timing – Involves calculation, adjustment and setting of reload values, enabling/disabling of Timer0, and Timer0 interrupt handling.
• MCC LIN Support – Miscellaneous functions to support auto-baud detection and Break reception for LIN slave nodes and Break transmission for LIN master nodes. These functions enable the bit-banged EUART to be implemented with the MCC LIN library in place of the hardware EUSART module.
# TABLE 1: FUNCTION NAMES

<table>
<thead>
<tr>
<th>Function Name</th>
<th>Parameters</th>
<th>Returns</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Initialization and Control Functions</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SWUART_Initialize()</td>
<td></td>
<td>—</td>
<td>Performs initialization of the driver.</td>
</tr>
<tr>
<td>SWUART_Read()</td>
<td></td>
<td>—</td>
<td>Returns the top unread character of the RX FIFO buffer.</td>
</tr>
<tr>
<td>SWUART_Write()</td>
<td>txdata</td>
<td>—</td>
<td>Writes data to the TX FIFO buffer.</td>
</tr>
<tr>
<td>SWUART_EnableRx()</td>
<td></td>
<td>—</td>
<td>Disable Timer0 interrupt and enables interrupt-on-change on negative edge of the RX pin.</td>
</tr>
<tr>
<td>SWUART_CheckRx()</td>
<td></td>
<td>—</td>
<td>Check received data for framing error and/or Break reception for LIN slave nodes.</td>
</tr>
<tr>
<td>SWUART_RxOverrunControl()</td>
<td></td>
<td>—</td>
<td>Detects occurrence of an RX FIFO buffer overrun.</td>
</tr>
<tr>
<td><strong>Status Checking</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SWUART_is_tx_ready</td>
<td></td>
<td>bool</td>
<td>Returns true if there is still space in the transmit FIFO. Otherwise, returns false.</td>
</tr>
<tr>
<td>SWUART_is_rx_ready</td>
<td></td>
<td>bool</td>
<td>Returns true if RX FIFO is not empty. Otherwise, returns false.</td>
</tr>
<tr>
<td>SWUART_is_tx_done</td>
<td></td>
<td>bool</td>
<td>Returns true if all characters have been shifted out of the TX shift register. Otherwise, returns false.</td>
</tr>
<tr>
<td><strong>Interrupt-on-Change Handling Functions</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SWUART_SetIOCNHandler()</td>
<td>SWUART_IOCNHandler</td>
<td>—</td>
<td>Assigns SWUART_IOCNHandler() as part of the Interrupt Service Routine (ISR) for every interrupt on the negative edge of the selected RX pin.</td>
</tr>
<tr>
<td>SWUART_IOCNHandler()</td>
<td></td>
<td>—</td>
<td>Identifies whether the interrupt is for the start of reception of a new byte or a Sync character when auto-baud is enabled.</td>
</tr>
<tr>
<td>SWUART_SetIOCPHandler()</td>
<td>SWUART_IOCPHandler</td>
<td>—</td>
<td>Assigns SWUART_IOCPHandler() as part of the Interrupt Service Routine (ISR) for every interrupt on the positive edge of the selected RX pin.</td>
</tr>
<tr>
<td>SWUART_IOCPHandler()</td>
<td></td>
<td>—</td>
<td>Called within the IOC on positive edge ISR. For Sync character reception and auto-baud detection.</td>
</tr>
<tr>
<td><strong>Timing Functions</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SWUART_SetTimerInterruptHandler()</td>
<td></td>
<td>—</td>
<td>Assigns SWUART_TimerInterruptHandler() as part of the Interrupt Service Routine (ISR) for Timer0 interrupt.</td>
</tr>
<tr>
<td>SWUART_TimerInterruptHandler()</td>
<td></td>
<td>—</td>
<td>Handles the code for every Timer0 interrupt event.</td>
</tr>
<tr>
<td>SWUART_SetTimerReload()</td>
<td>reload</td>
<td>—</td>
<td>Writes a new reload value to the TMR0 and enables Timer0 interrupt.</td>
</tr>
<tr>
<td>SWUART_CalcOneBitReload()</td>
<td></td>
<td>oneBit</td>
<td>Returns the adjusted one bit reload value based on the set one-bit delay compensator value ONE_BIT_DELAY_-COMP.</td>
</tr>
<tr>
<td>SWUART_CalcHalfBitReload()</td>
<td></td>
<td>halfBit</td>
<td>Returns the adjusted half bit reload value based on the set half-bit delay compensator value HALF_BIT_DELAY_-COMP.</td>
</tr>
<tr>
<td>SWUART_SetTimerPrescaler()</td>
<td>prescaleEnable, prescaleVal</td>
<td>—</td>
<td>Enable and set, or disable the Timer0 prescaler.</td>
</tr>
<tr>
<td><strong>MCC LIN Support Functions</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SWUART_SetAutoBaud()</td>
<td></td>
<td>—</td>
<td>For LIN slave nodes. Captures the TMR0 value after the fifth rising edge on the RX pin during Sync reception. Controls auto-baud detection.</td>
</tr>
<tr>
<td>SWUART_CalcBaudRate()</td>
<td>periodCapture</td>
<td>—</td>
<td>For LIN slave nodes. Identifies the new one bit and half bit reload values based on the captured Sync character period.</td>
</tr>
<tr>
<td>SWUART_SendBreak()</td>
<td></td>
<td>—</td>
<td>For LIN master nodes. Initiates transmission of a Break character after a dummy write.</td>
</tr>
</tbody>
</table>

Note 1: Generated only when auto-baud is enabled.
Flag Bits

Table 2 summarizes the serial flag bits used in the bit-banged EUART. These flag bits perform similar functionalities with their hardware EUSART counterparts.

### TABLE 2: SERIAL FLAG BITS

<table>
<thead>
<tr>
<th>Flag Bit</th>
<th>Description</th>
<th>Function</th>
<th>Hardware Equivalent</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW_TRMT</td>
<td>Transmit Shift Register Status bit</td>
<td>Indicates the status of the transmit shift register. Automatically set by firmware when the transmit shift register is empty and there are no pending characters in the TX FIFO. It is cleared when a character is flushed from the write buffer to the transmit shift register.</td>
<td>TRMT</td>
</tr>
<tr>
<td>SW_OERR</td>
<td>Overrun Error bit</td>
<td>Set when an RX FIFO buffer overrun occurs. Automatically cleared by firmware once the top character is read.</td>
<td>OERR</td>
</tr>
<tr>
<td>SW_FERR</td>
<td>Framing Error bit</td>
<td>Set when a framing error is detected during reception. Automatically cleared and set by firmware.</td>
<td>FERR</td>
</tr>
<tr>
<td>SW_SENDB</td>
<td>Send Break Character bit</td>
<td>Setting this bit means that a Break character will be sent on the next transmission. Automatically cleared by firmware upon completion.</td>
<td>SENDB</td>
</tr>
<tr>
<td>SW_ABDEN</td>
<td>Auto-Baud Detect Enable bit</td>
<td>Setting this bit enables auto-baud detection. Automatically cleared when auto-baud is complete.</td>
<td>ABDEN</td>
</tr>
</tbody>
</table>

FIFO Buffers

The bit-banged EUART uses two First-in-First-out (FIFO) buffers: Transmit and Receive. The default size of both buffers is eight but can be modified in software or through the MCC SWUART GUI.

### TABLE 3: SERIAL FIFO BUFFERS

<table>
<thead>
<tr>
<th>FIFO Buffer</th>
<th>Description</th>
<th>Function</th>
<th>Hardware Equivalent</th>
</tr>
</thead>
<tbody>
<tr>
<td>swuartTxBuffer[]</td>
<td>Transmit FIFO</td>
<td>Where characters are written (queued) while transmission is in progress.</td>
<td>TXREG</td>
</tr>
<tr>
<td>swuartRxBuffer[]</td>
<td>Receive FIFO</td>
<td>Where characters are stored (queued) before being read.</td>
<td>RCREG</td>
</tr>
</tbody>
</table>

Shift Registers

Two Shift Registers are implemented on firmware, one each for transmit and receive.

### TABLE 4: SERIAL SHIFT REGISTERS

<table>
<thead>
<tr>
<th>Shift Register</th>
<th>Description</th>
<th>Function</th>
<th>Hardware Equivalent</th>
</tr>
</thead>
<tbody>
<tr>
<td>swuartTxData</td>
<td>Transmit Shift Register</td>
<td>Shifts the data bits out of the TX pin from LSb to MSb.</td>
<td>TSR</td>
</tr>
<tr>
<td>swuartRxData</td>
<td>Receive Shift Register</td>
<td>Where the incoming bits from the RX pin are shifted in.</td>
<td>RSR</td>
</tr>
</tbody>
</table>
Driver States

Every Timer0 interrupt is handled by entering one of the different possible states during transmit, receive, or Idle conditions. The driver states and their definitions are summarized in Table 5. Figure 12 and Figure 13 depict the Transmit and Receive state diagrams, respectively.

### Table 5: Serial Driver States

<table>
<thead>
<tr>
<th>Serial State</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Transmit</strong></td>
<td></td>
</tr>
<tr>
<td>SERIAL_SEND_START_BIT</td>
<td>Entered after a valid write to the Write buffer. Pulls the line “low” for one bit period.</td>
</tr>
<tr>
<td>SERIAL_SEND_BYTE</td>
<td>Contains the Transmit Shift Register. Pulls the TX pin “high” after all eight bits are shifted out.</td>
</tr>
<tr>
<td>SERIAL_SEND_STOP_BIT</td>
<td>Prepares for another transmission if the TX FIFO buffer is not empty. Otherwise, enables receive by enabling the IOC on negative edge of the RX pin and sets the SW_TRMT flag bit to enable another transmit.</td>
</tr>
<tr>
<td>SERIAL_SEND_LIN_BRK</td>
<td>Entered when SW_SENDB is set and after writing a dummy byte to the TX buffer. Holds the TX pin “low” for thirteen bit periods.</td>
</tr>
<tr>
<td><strong>Receive</strong></td>
<td></td>
</tr>
<tr>
<td>SERIAL_RCV_START_BIT</td>
<td>Entered half bit period after IOC on negative edge of the RX pin. Verifies if a Start bit is received.</td>
</tr>
<tr>
<td>SERIAL_RCV_BYTE</td>
<td>Contains the Receive Shift Register. Samples the incoming bits from the RX pin on every one bit timer interrupt. When all eight bits are shifted in, they are immediately transferred to the RX FIFO buffer.</td>
</tr>
<tr>
<td>SERIAL_RCV_STOP_BIT</td>
<td>Verifies if a Stop bit is received. Checks for framing error and buffer overrun error.</td>
</tr>
<tr>
<td>SERIAL_RCV_LIN_BRK</td>
<td>Entered when 00h is received and a framing error is detected (SW_FERR = 1).</td>
</tr>
<tr>
<td>SERIAL_RCV_LIN_SYNC</td>
<td>Counts the number of Timer0 overflows during auto-baud detection. Entered only when auto-baud is enabled (SW_ABDEN = 1).</td>
</tr>
<tr>
<td><strong>Idle</strong></td>
<td></td>
</tr>
<tr>
<td>SERIAL_IDLE</td>
<td>Default state. Entered when neither transmit nor receive is in progress.</td>
</tr>
</tbody>
</table>
FIGURE 12: TRANSMIT STATE DIAGRAM

- SERIAL_SEND_START_BIT
  + Do Action / Send Start Bit
  + Do Action / Send Byte
  + Do Action / Send Stop Bit

  TX FIFO is empty
  Done

FIGURE 13: RECEIVE STATE DIAGRAM

- SERIAL_RCV_START_BIT
  + Do Action / Receive Start Bit
  “Low” is detected
  “High” is detected
  False Start

  “Low” is detected
  Framing Error

- SERIAL_RCV_BYTE
  + Do Action / Receive Byte
  8 bits received
  FIFO Buffer Full (of Unread Characters)

- SERIAL_RCV_STOP_BIT
  + Do Action / Receive Stop Bit
  “High” is detected
  “Low” is detected
  Overrun Error

Success
ENHANCED FEATURES

This section describes the additional features of the bit-banged EUART to support the MCC LIN library.

Break Character Transmission

The bit-banged EUART has the capability of sending the special Break character sequence that are required by the LIN bus standard (see Figure 14). A Break character consists of a Start bit, followed by 12 ‘0’ bits and a Stop bit. The EUART implements the Start bit as the first bit of the required 13-bit time long nominal signal and the Stop bit as the Break delimiter which is at least one bit time long of recessive signal.

To send a Break character, set the SW_SENDB serial flag bit. The value written to the Transmit Data Register will be ignored and all ‘0’s will be transmitted. The SW_SENDB serial flag bit is automatically reset by firmware after the corresponding Stop bit is sent.

FIGURE 14: BREAK CHARACTER TRANSMISSION

When implemented with the MCC LIN Master Driver, the bit-banged EUART performs the following sequence for Break transmission:

1. Serial Flag SW_SENDB is set to ‘1’ to enable the Break sequence.
2. The Transmit Data Register is loaded with a dummy character to initiate transmission (the value is ignored).
3. TMR0 is loaded and TMR0IE is enabled to interrupt after one bit period.
4. TMRIF is automatically cleared on every Timer0 interrupt event.
5. TX pin is set low until the 13th interrupt in which it is eventually set high.
6. On the 14th interrupt, Timer0 interrupt is disabled and SW_SENDB is automatically cleared.

Automatic Baud Rate Detection

The bit-banged EUART supports automatic detection and calibration of the baud rate. This feature is designed to support the auto-baud requirement of a LIN slave node. Timer0 module is used to capture the period of the Sync character with the value 55h (ASCII “U”). The unique feature of this character is that it has five rising edges including the Stop bit edge, as shown in Figure 15.

FIGURE 15: ASCII CHARACTER “U” (55h)
Rising edges are detected using an Interrupt-on-Change (IOC) pin. TMR0 is set to \(00h\) soon after the first rising edge is detected. On the fifth rising edge, the timer value is captured. The timer period is based on the captured value, the prescaler and the number of timer overflows, as shown in Equation 7.

**EQUATION 7: CAPTURED PERIOD USING TIMER0**

\[
T_{Capture} = \frac{4 \times (TMR0 + \text{Overflow Count} \times 256)}{F_{OSC}} \times \text{Prescaler}
\]

To calculate the actual bit sampling time, the captured period must be divided by eight bits.

**EQUATION 8: ONE BIT PERIOD**

\[
T_{Bit} = \frac{T_{Capture}}{8}
\]

Since baud rate is equal to \(1/T_{Bit}\), combining Equation 7 and Equation 8 will lead to a single equation between the detected baud rate and other previously mentioned parameters (Equation 9).

**EQUATION 9: DETECTED BAUD RATE**

\[
Baud_{Detected} = \frac{F_{OSC} \times 8}{4 \times (TMR0 + \text{Overflow Count} \times 256)} \times \text{Prescaler}
\]

For convenience, the bit-banged EUART uses a default prescaler value of eight during Sync reception. The resulting captured value will automatically correspond to a one bit period with no prescaler. The detected baud rate equation can be simplified, as shown in Equation 10.

**EQUATION 10: DETECTED BAUD RATE WITH PRESCALER = 8**

\[
Baud_{Detected} = \frac{F_{OSC}}{4 \times (TMR0 + \text{Overflow Count} \times 256)}
\]

Reload and prescaler values for both one bit and half bit sampling are then calculated automatically. The bit-banged EUART calibrates the LIN slave baud rate on the first Break-Sync reception only. The relative detection error can be calculated using Equation 11.

**EQUATION 11: RELATIVE BAUD DETECTION ERROR**

\[
\%Error = \frac{Baud_{Detected} - Baud_{Input}}{Baud_{Input}} \times 100\%
\]

Baud\(_{Input}\) is the incoming baud rate (i.e., the master’s baud rate for LIN bus systems). According to the LIN specification, the deviation of the slave node bit rate tolerance relative to master node bit rate after synchronization must be \(<\pm2\%\).

Equation 10 gives only the ideal detected baud rate. Refer to Section, Timer0 Reload Adjustment for calibration of baud rate through Timer0. A simplified flowchart of Sync character reception with auto-baud enabled is shown in Figure 16.

**FIGURE 16: SYNC RECEPTION WITH AUTO-BAUD**

---

**Note 1:** Interrupt-driven event.
CONCLUSION

This application note covers all the necessary information on how to implement a bit-banged EUART using the MPLAB X IDE, the MPLAB Code Configurator (MCC) and an 8-bit PIC microcontroller. It is important for the user to familiarize with the driver’s features to maximize its capabilities and become aware of its limitations. Calculations and driver details are also presented for users who may want to modify the firmware for calibration and use on a variety of applications.

Only the basic features of the bit-banged EUART are demonstrated. For the enhanced features specifically designed for LIN-based applications, refer to AN2059 “LIN Basics and Implementation of the MCC LIN Stack Library on 8-Bit PIC® Microcontrollers” (DS00002059).
### APPENDIX A: BAUD RATE VERSUS ACTUAL RATE

#### EXAMPLE A-1: BAUD RATE COMPARISONS USING A PIC16F1718’S INTERNAL OSCILLATOR (INTOSC)

<table>
<thead>
<tr>
<th>Fosc = 32 MHz</th>
<th>Baud</th>
<th>Actual Rate</th>
<th>Timer0 Prescaler</th>
<th>% Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>300</td>
<td>299.45</td>
<td>128</td>
<td>64</td>
<td>0.18%</td>
</tr>
<tr>
<td>600</td>
<td>598.67</td>
<td>64</td>
<td>0.22%</td>
<td></td>
</tr>
<tr>
<td>1.200</td>
<td>1195.81</td>
<td>32</td>
<td>0.35%</td>
<td></td>
</tr>
<tr>
<td>2.400</td>
<td>2398.08</td>
<td>16</td>
<td>0.08%</td>
<td></td>
</tr>
<tr>
<td>4.800</td>
<td>4793.29</td>
<td>8</td>
<td>0.14%</td>
<td></td>
</tr>
<tr>
<td>9.600</td>
<td>9638.55</td>
<td>4</td>
<td>0.40%</td>
<td></td>
</tr>
<tr>
<td>14.400</td>
<td>14466.55</td>
<td>4</td>
<td>0.46%</td>
<td></td>
</tr>
<tr>
<td>19.200</td>
<td>19370.46</td>
<td>2</td>
<td>0.89%</td>
<td></td>
</tr>
<tr>
<td>38.400</td>
<td>39215.69</td>
<td>-</td>
<td>2.12%</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Fosc = 16 MHz</th>
<th>Baud</th>
<th>Actual Rate</th>
<th>Timer0 Prescaler</th>
<th>% Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>99.81</td>
<td>256</td>
<td>0.19%</td>
<td></td>
</tr>
<tr>
<td>300</td>
<td>299.13</td>
<td>64</td>
<td>0.29%</td>
<td></td>
</tr>
<tr>
<td>600</td>
<td>597.64</td>
<td>32</td>
<td>0.39%</td>
<td></td>
</tr>
<tr>
<td>1.200</td>
<td>1198.32</td>
<td>16</td>
<td>0.14%</td>
<td></td>
</tr>
<tr>
<td>2.400</td>
<td>2397.36</td>
<td>8</td>
<td>0.11%</td>
<td></td>
</tr>
<tr>
<td>4.800</td>
<td>4813.48</td>
<td>4</td>
<td>0.28%</td>
<td></td>
</tr>
<tr>
<td>9.600</td>
<td>9673.52</td>
<td>2</td>
<td>0.77%</td>
<td></td>
</tr>
<tr>
<td>14.400</td>
<td>14545.45</td>
<td>2</td>
<td>1.01%</td>
<td></td>
</tr>
<tr>
<td>19.200</td>
<td>19559.90</td>
<td>-</td>
<td>1.87%</td>
<td></td>
</tr>
<tr>
<td>38.400</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Fosc = 8 MHz</th>
<th>Baud</th>
<th>Actual Rate</th>
<th>Timer0 Prescaler</th>
<th>% Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>99.80</td>
<td>128</td>
<td>0.20%</td>
<td></td>
</tr>
<tr>
<td>300</td>
<td>298.86</td>
<td>32</td>
<td>0.38%</td>
<td></td>
</tr>
<tr>
<td>600</td>
<td>599.21</td>
<td>16</td>
<td>0.13%</td>
<td></td>
</tr>
<tr>
<td>1.200</td>
<td>1199.04</td>
<td>8</td>
<td>0.08%</td>
<td></td>
</tr>
<tr>
<td>2.400</td>
<td>2408.19</td>
<td>4</td>
<td>0.34%</td>
<td></td>
</tr>
<tr>
<td>4.800</td>
<td>4839.69</td>
<td>2</td>
<td>0.83%</td>
<td></td>
</tr>
<tr>
<td>9.600</td>
<td>9779.95</td>
<td>-</td>
<td>1.87%</td>
<td></td>
</tr>
<tr>
<td>14.400</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>19.200</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>38.400</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Fosc = 4 MHz</th>
<th>Baud</th>
<th>Actual Rate</th>
<th>Timer0 Prescaler</th>
<th>% Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>99.74</td>
<td>64</td>
<td>0.26%</td>
<td></td>
</tr>
<tr>
<td>300</td>
<td>299.63</td>
<td>16</td>
<td>0.12%</td>
<td></td>
</tr>
<tr>
<td>600</td>
<td>599.30</td>
<td>8</td>
<td>0.12%</td>
<td></td>
</tr>
<tr>
<td>1.200</td>
<td>1204.28</td>
<td>4</td>
<td>0.36%</td>
<td></td>
</tr>
<tr>
<td>2.400</td>
<td>2420.57</td>
<td>2</td>
<td>0.86%</td>
<td></td>
</tr>
<tr>
<td>4.800</td>
<td>4889.98</td>
<td>-</td>
<td>1.87%</td>
<td></td>
</tr>
<tr>
<td>9.600</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>14.400</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>19.200</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>38.400</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Fosc = 2 MHz</th>
<th>Baud</th>
<th>Actual Rate</th>
<th>Timer0 Prescaler</th>
<th>% Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>99.59</td>
<td>32</td>
<td>0.41%</td>
<td></td>
</tr>
<tr>
<td>300</td>
<td>299.58</td>
<td>8</td>
<td>0.14%</td>
<td></td>
</tr>
<tr>
<td>600</td>
<td>602.14</td>
<td>4</td>
<td>0.36%</td>
<td></td>
</tr>
<tr>
<td>1.200</td>
<td>1209.92</td>
<td>2</td>
<td>0.83%</td>
<td></td>
</tr>
<tr>
<td>2.400</td>
<td>2443.49</td>
<td>-</td>
<td>1.81%</td>
<td></td>
</tr>
<tr>
<td>4.800</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>9.600</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>14.400</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>19.200</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>38.400</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Fosc = 1 MHz</th>
<th>Baud</th>
<th>Actual Rate</th>
<th>Timer0 Prescaler</th>
<th>% Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>99.93</td>
<td>16</td>
<td>0.07%</td>
<td></td>
</tr>
<tr>
<td>300</td>
<td>301.15</td>
<td>4</td>
<td>0.38%</td>
<td></td>
</tr>
<tr>
<td>600</td>
<td>605.28</td>
<td>2</td>
<td>0.88%</td>
<td></td>
</tr>
<tr>
<td>1.200</td>
<td>1222.68</td>
<td>-</td>
<td>1.89%</td>
<td></td>
</tr>
<tr>
<td>2.400</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>4.800</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>9.600</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>14.400</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>19.200</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>38.400</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.
<table>
<thead>
<tr>
<th>AMERICAS</th>
<th>ASIA/PACIFIC</th>
<th>ASIA/PACIFIC</th>
<th>EUROPE</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Corporate Office</strong>&lt;br&gt;2355 West Chandler Blvd.&lt;br&gt;Chandler, AZ 85224-6199&lt;br&gt;Tel: 480-792-7200&lt;br&gt;Fax: 480-792-7277&lt;br&gt;Technical Support: &lt;br&gt;<a href="http://www.microchip.com/support">http://www.microchip.com/support</a></td>
<td><strong>Asia Pacific Office</strong>&lt;br&gt;Suites 3707-14, 37th Floor&lt;br&gt;Tower 6, The Gateway&lt;br&gt;Harbour City, Kowloon</td>
<td><strong>China - Xiamen</strong>&lt;br&gt;China - Zhuhai&lt;br&gt;India - Bangalore&lt;br&gt;India - New Delhi&lt;br&gt;India - Pune&lt;br&gt;Japan - Osaka&lt;br&gt;Japan - Tokyo&lt;br&gt;Korea - Daegu&lt;br&gt;Korea - Seoul&lt;br&gt;Malaysia - Kuala Lumpur&lt;br&gt;Malaysia - Penang&lt;br&gt;Philippines - Manila&lt;br&gt;Singapore&lt;br&gt;Taiwan - Hsin Chu&lt;br&gt;Taiwan - Kaohsiung&lt;br&gt;Taiwan - Taipei&lt;br&gt;Thailand - Bangkok</td>
<td><strong>Austria - Wels</strong>&lt;br&gt;Tel: 43-7242-2244-39&lt;br&gt;Fax: 43-7242-2244-393&lt;br&gt;<strong>Denmark - Copenhagen</strong>&lt;br&gt;Tel: 45-4450-2828&lt;br&gt;Fax: 45-4485-2829&lt;br&gt;<strong>Finland - Espoo</strong>&lt;br&gt;Tel: 358-9-4520-820&lt;br&gt;Fax: 33-1-69-53-63-20&lt;br&gt;<strong>France - Paris</strong>&lt;br&gt;Tel: 33-1-69-30-90-79&lt;br&gt;<strong>France - Saint Cloud</strong>&lt;br&gt;Tel: 33-1-30-60-70-00&lt;br&gt;<strong>Germany - Garching</strong>&lt;br&gt;Tel: 49-8931-9700&lt;br&gt;<strong>Germany - Haan</strong>&lt;br&gt;Tel: 49-2129-3766400&lt;br&gt;<strong>Germany - Heilbronn</strong>&lt;br&gt;Tel: 49-7131-67-3636&lt;br&gt;<strong>Germany - Karlsruhe</strong>&lt;br&gt;Tel: 49-721-625370&lt;br&gt;<strong>Germany - Munich</strong>&lt;br&gt;Tel: 49-89-627-144-0&lt;br&gt;Fax: 49-89-627-144-44&lt;br&gt;<strong>Germany - Rosenheim</strong>&lt;br&gt;Tel: 49-8031-354-560&lt;br&gt;<strong>Israel - Ra'anana</strong>&lt;br&gt;Tel: 972-9-744-7705&lt;br&gt;<strong>Italy - Milan</strong>&lt;br&gt;Tel: 39-0331-742611&lt;br&gt;Fax: 39-0331-466781&lt;br&gt;<strong>Italy - Padova</strong>&lt;br&gt;Tel: 39-049-7625286&lt;br&gt;<strong>Netherlands - Drunen</strong>&lt;br&gt;Tel: 31-416-690399&lt;br&gt;Fax: 31-416-690340&lt;br&gt;<strong>Norway - Trondheim</strong>&lt;br&gt;Tel: 47-7289-7561&lt;br&gt;<strong>Poland - Warsaw</strong>&lt;br&gt;Tel: 48-22-3325737&lt;br&gt;<strong>Romania - Bucharest</strong>&lt;br&gt;Tel: 40-21-407-87-50&lt;br&gt;<strong>Spain - Madrid</strong>&lt;br&gt;Tel: 34-91-708-08-90&lt;br&gt;Fax: 34-91-708-08-91&lt;br&gt;<strong>Sweden - Gothenberg</strong>&lt;br&gt;Tel: 46-31-704-60-40&lt;br&gt;<strong>Sweden - Stockholm</strong>&lt;br&gt;Tel: 46-8-5090-4654&lt;br&gt;<strong>UK - Wokingham</strong>&lt;br&gt;Tel: 44-118-921-5800&lt;br&gt;Fax: 44-118-921-5820</td>
</tr>
</tbody>
</table>